AR0230CSSC00SUEA0-DRBR datasheet(19/36 Pages) ONSEMI

19 / 36 page

AR0230CS/D Rev. 8, Pub. 11/15 EN

©Semiconductor Components Industries, LLC, 2015.

AR0230CS: 1/2.7-Inch 2.1 Mp/Full HD Digital Image Sensor

Features Overview

Temperature Sensor

The AR0230CS sensor has a built-in PTAT-based temperature sensor, accessible through

registers, that is capable of measuring die junction temperature. The value read out from

the temperature sensor register is an ADC output value that needs to be converted

downstream to a final temperature value in degrees Celsius. Since the PTAT device char-

acteristic response is quite linear in the temperature range of operation required, a

simple linear function can be used to convert the ADC output value to the final tempera-

ture in degrees Celsius.

A single reference point will be made available via register read as well as a slope for

back-calculating the junction temperature value. An error of +/-5% or better over the full

specified operating range of the sensor is to be expected.

Silicon / Firmware / Sequencer Revision Information

A revision register will be provided to read out (via I2C) silicon and sequencer/OTPM

revision information. This will be helpful to distinguish among different lots of material

if there are future OTPM or sequencer revisions.

Lens Shading Correction

The latest lens shading correction algorithm will be included for potential low Z height

applications.

Companding

The 16-bit linearized HDR image may be compressed to 12- or 14- bits using on-chip

companding. This is useful if on-chip ALTM will not be used and the ISP cannot handle

16 bit data.

Compression

When the AR0230CS is configured for linear mode operation, the sensor can optionally

compress 12-bit data to 10-bit using A-law compression. The A-law compression is

disabled by default.

Packaging

The AR0230CS will be offered in a 10x10 80-iBGA package (parallel and HiSPi). The

package will have anti-reflective coating on both sides of the cover glass.

Parallel Interface

The parallel pixel data interface uses these output-only signals:

•FRAME_VALID

•LINE_VALID

•PIXCLK

•DOUT[11:0]

The parallel pixel data interface is disabled by default at power up and after reset. It can

be enabled by programming R0x301A. When the parallel pixel data interface is in use,

the serial data output signals can be left unconnected.

AR0230CSSC00SUEA0-DRBR bảng dữ liệu(PDF) 19 Page - ON Semiconductor

AR0230CSSC00SUEA0-DRBR bảng dữ liệu(HTML) 19 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

bảng dữ liệu tải về

Link URL