AR0230CSSC00SUEA0-DRBR datasheet(9/36 Pages) ONSEMI

9 / 36 page

AR0230CS/D Rev. 8, Pub. 11/15 EN

©Semiconductor Components Industries, LLC, 2015.

AR0230CS: 1/2.7-Inch 2.1 Mp/Full HD Digital Image Sensor

Functional Overview

Figure 3:

Typical Configuration: Parallel Pixel Data Interface

Notes:

1. All power supplies must be adequately decoupled.

2. ON Semiconductor recommends a resistor value of 1.5k, but a greater value may be used for

slower two-wire speed.

3. The serial interface output pads and VDDSLVS can be left unconnected if the parallel output inter-

face is used.

4. ON Semiconductor recommends that 0.1F and 10F decoupling capacitors for each power supply

are mounted as close as possible to the pad. Actual values and results may vary depending on lay-

out and design considerations. Refer to the AR0230CS demo headboard schematics for circuit rec-

ommendations.

5. ON Semiconductor recommends that analog power planes are placed in a manner such that cou-

pling with the digital power planes is minimized.

6. I/O signals voltage must be configured to match VDD_IO voltage to minimize any leakage currents.

7. The EXTCLK input is limited to 6-48 MHz.

VDD

Master clock

(6-48 MHz)

SDATA

SCLK

TEST

FRAME_VALID

DOUT [11:0]

EXTCLK

DGND

Digital

ground

Analog

ground

Digital

core

power1

controller

From

Controller

LINE_VALID

PIXCLK

RESET_BAR

VDD_IO

Digital

I/O

power1

VAA

VAA_PIX

Analog

power1

VDD_PLL

PLL

power1

Analog

power1

VAA_PIX

VDD_IO

VDD_PLL

VDD

VAA

TRIGGER

OE_BAR

AGND

SADDR

SHUTTER

FLASH

AR0230CSSC00SUEA0-DRBR bảng dữ liệu(PDF) 9 Page - ON Semiconductor

AR0230CSSC00SUEA0-DRBR bảng dữ liệu(HTML) 9 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

bảng dữ liệu tải về

Link URL