 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
PIC16C72-04/SP bảng dữ liệu(PDF) 91 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC16C72-04/SP bảng dữ liệu(HTML) 91 Page - Microchip Technology |
|
|
91 / 124 page  PIC16C72 Series © 1998 Microchip Technology Inc. Preliminary DS39016A-page 91 TABLE 13-8 SPI SLAVE MODE REQUIREMENTS (CKE=0) - PIC16C72 TABLE 13-9 SPI MODE REQUIREMENTS - PIC16CR72 Param No. Sym Characteristic Min Typ† Max Units Conditions 70 TssL2scH, TssL2scL SS ↓ to SCK↓ or SCK↑ input TCY — — ns 71 TscH SCK input high time (slave mode) TCY + 20 — — ns 72 TscL SCK input low time (slave mode) TCY + 20 — — ns 73 TdiV2scH, TdiV2scL Setup time of SDI data input to SCK edge 50 — — ns 74 TscH2diL, TscL2diL Hold time of SDI data input to SCK edge 50 — — ns 75 TdoR SDO data output rise time — 10 25 ns 76 TdoF SDO data output fall time — 10 25 ns 77 TssH2doZ SS ↑ to SDO output hi-impedance 10 — 50 ns 78 TscR SCK output rise time (master mode) — 10 25 ns 79 TscF SCK output fall time (master mode) — 10 25 ns 80 TscH2doV, TscL2doV SDO data output valid after SCK edge — — 50 ns † Data in "Typ" column is at 5V, 25˚C unless otherwise stated. These parameters are for design guidance only and are not tested. Parameter No. Sym Characteristic Min Typ† Max Units Conditions 70* TssL2scH, TssL2scL SS ↓ to SCK↓ or SCK↑ input TCY — — ns 71* TscH SCK input high time (slave mode) TCY + 20 — — ns 72* TscL SCK input low time (slave mode) TCY + 20 — — ns 73* TdiV2scH, TdiV2scL Setup time of SDI data input to SCK edge 100 — — ns 74* TscH2diL, TscL2diL Hold time of SDI data input to SCK edge 100 — — ns 75* TdoR SDO data output rise time — 10 25 ns 76* TdoF SDO data output fall time — 10 25 ns 77* TssH2doZ SS ↑ to SDO output hi-impedance 10 — 50 ns 78* TscR SCK output rise time (master mode) — 10 25 ns 79* TscF SCK output fall time (master mode) — 10 25 ns 80* TscH2doV, TscL2doV SDO data output valid after SCK edge — — 50 ns 81* TdoV2scH, TdoV2scL SDO data output setup to SCK edge TCY — — ns 82* TssL2doV SDO data output valid after SS ↓ edge — — 50 ns 83* TscH2ssH, TscL2ssH SS ↑ after SCK edge 1.5TCY + 40 — — ns * These parameters are characterized but not tested. † Data in "Typ" column is at 5V, 25˚C unless otherwise stated. These parameters are for design guidance only and are not tested. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
