công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MAX532BC/D bảng dữ liệu(PDF) 6 Page - Maxim Integrated Products

tên linh kiện MAX532BC/D
Giải thích chi tiết về linh kiện  Dual, Serial-Input, Voltage-Output, 12-Bit MDAC
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MAXIM [Maxim Integrated Products]
Trang chủ  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX532BC/D bảng dữ liệu(HTML) 6 Page - Maxim Integrated Products

Back Button MAX532BC/D Datasheet HTML 2Page - Maxim Integrated Products MAX532BC/D Datasheet HTML 3Page - Maxim Integrated Products MAX532BC/D Datasheet HTML 4Page - Maxim Integrated Products MAX532BC/D Datasheet HTML 5Page - Maxim Integrated Products MAX532BC/D Datasheet HTML 6Page - Maxim Integrated Products MAX532BC/D Datasheet HTML 7Page - Maxim Integrated Products MAX532BC/D Datasheet HTML 8Page - Maxim Integrated Products MAX532BC/D Datasheet HTML 9Page - Maxim Integrated Products MAX532BC/D Datasheet HTML 10Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 16 page
background image
Dual, Serial-Input,
Voltage-Output, 12-Bit MDAC
6
_______________________________________________________________________________________
______________________________________________________________Pin Description
A
AGNDA
A = VOUTA, 5V/div
TIMEBASE = 2
µs/div
VREFA = ±10V SQUARE WAVE
LARGE-SIGNAL PULSE RESPONSE
____________________________Typical Operating Characteristics (continued)
(VDD = 15V, VSS = -15V, RL = 2kΩ, CL = 100pF, unless otherwise noted.)
PIN
NAME
FUNCTION
1
RFBA
Feedback Resistor for DACA
2
VREFA
Reference Input for DACA
3
VOUTA
Voltage Output for DACA
4
AGNDA
Analog Ground for DACA
5
AGNDB
Analog Ground for DACB
6
VOUTB
Voltage Output for DACB
7
VREFB
Reference Input for DACB
8
RFBB
Feedback Resistor for DACB
9
VSS
Negative Supply Voltage
10
DGND
Digital Ground
11
SCLK
Serial Clock Input
12
DOUT
Serial Data Output. Open-drain N-channel MOSFET output: requires external pull-up resis-
tor. Data on DOUT changes on the falling edge of SCLK. Serial output data is delayed 24
clock cycles from DIN.
13
DIN
Serial Data Input. CMOS- and TTL-compatible input. Data is clocked into DIN on the rising
edge of SCLK.
CS must be low for data to be clocked in.
16
VDD
Positive Supply Voltage
15
LDAC
Asynchronous Load DAC Input, active low. DAC latches are updated when
CS is high and
LDAC is low.
14
CS
Chip-Select Input, active low. Data is shifted in and out when
CS is low. DAC latches are
updated when
CS is high and LDAC is low.
A
AGNDA
A = VOUTA, 50mV/div
TIMEBASE = 2
µs/div
VREFA = ±100mV SQUARE WAVE
SMALL-SIGNAL PULSE RESPONSE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com