công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AN2846 bảng dữ liệu(PDF) 17 Page - STMicroelectronics

tên linh kiện AN2846
Giải thích chi tiết về linh kiện  The serial current limited termination device
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN2846 bảng dữ liệu(HTML) 17 Page - STMicroelectronics

Back Button AN2846 Datasheet HTML 13Page - STMicroelectronics AN2846 Datasheet HTML 14Page - STMicroelectronics AN2846 Datasheet HTML 15Page - STMicroelectronics AN2846 Datasheet HTML 16Page - STMicroelectronics AN2846 Datasheet HTML 17Page - STMicroelectronics AN2846 Datasheet HTML 18Page - STMicroelectronics AN2846 Datasheet HTML 19Page - STMicroelectronics AN2846 Datasheet HTML 20Page - STMicroelectronics AN2846 Datasheet HTML 21Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 35 page
background image
AN2846
Application guidelines
Doc ID 15130 Rev 1
17/35
1.4.4
SPI functionality
At the /CS falling edge the following operations are done:
●
The input data states, parity and control bits are frozen and stored in the data and
control shift registers.
●
The MSB (Bit 15) is shifted out first to MISO.
The SCLT3-8 data transfer uses SPI protocol with CPOL = 0, CPHA = 0 conditions. This
means the SCK signal must be at low level state when the /CS is falling (communication
starts). In this case the MSB (bit15) is transferred first from MISO as soon as /CS falls, and
all the remaining bits are transferred at each SCK falling edge.
Figure 25.
SCK and /CS synchronization security
For more flexibility the SPI protocol has been enhanced and takes into account the case
where SCK signal is at high level when /CS falls to low level. In this case, as previously the
MSB will be present at MISO pin at the /CS falling edge but the following bit will be available
only at the second SCK falling edge.
In both cases the rule is: a rising SCK edge must occur after the falling /CS edge to validate
the first SCK falling edge. Otherwise the state change duration of MISO may be too short to
correctly trigger the transmission of the MSB (bit 15) (see Figure 25).
In normal operation the two last bits are 0 and 1 indicating the end of the transmission.
The data transmission runs as long as the /CS is at low state. As soon as /CS returns to
high level, the data transfer is disabled and the MISO output is in high impedance - hi-Z.
When MOSI input is used in daisy chain operation, the inputs are captured at each SCK
rising edge and loaded into the shift register. Loaded data has no effect on the SCLT3-8.
Figure 26.
16-bit transmission example
MISO
/CS
SCK
MISO
/CS
SCK
Bit14
MISO
/CS
SCK
Bit14
SCK is low when /CS falls
SCK is high when /CS falls
/CS
SCK
MISO
B15
B8 B7
B0
Input data bits
Control bits
10 1
0
11
1 1
1 1
1
0 1
1
01
10 1
0
11
1 1
1 1
1
0 1
1
01



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com