AN3308 datasheet(42/52 Pages) STMICROELECTRONICS

42 / 52 page

First in first out (FIFO) buffer

AN3308

42/52

Doc ID 18198 Rev 1

9.2.3

FIFO source register (0x2F)

This register is updated at every ODR and provides information about the FIFO buffer

status.

●

WTM bit is set high when FIFO content exceeds watermark level.

●

OVRN bit is set high when FIFO buffer is full, this means that the FIFO buffer contains

32 unread samples. At the following ODR a new sample set replaces the oldest FIFO

value. The OVRN bit is reset when the first sample set has been read.

●

EMPTY flag is set high when all FIFO samples have been read and FIFO is empty.

●

FSS[4:0] field always contains the current number of unread samples stored in the

FIFO buffer. When FIFO is enabled, this value increases at ODR frequency until the

buffer is full, whereas, it decreases every time that one sample set is retrieved from

FIFO.

The watermark flag and FIFO overrun event can be enabled to generate a dedicated

interrupt on the INT1 pin by configuring CTRL_REG3.

●

I1_WTM bit drives watermark flag (WTM) on the INT1 pin.

●

I1_OVRN bit drives overrun event (OVRN) on the INT1 pin.

Table 37.

FIFO_SRC_REG

WTM

OVRN

EMPTY

FSS4

FSS3

FSS2

FSS1

FSS0

Table 38.

FIFO_SRC_REG behavior assuming FTH[4:0] = 15

WTM

OVRN

EMPTY

FSS[4:1]

Unread FIFO samples

Timing

00000

00001

t0 + 1/ODR

00010

t0 + 2/ODR

...

01111

t0 + 15/ODR

10000

t0 + 16/ODR

...

11110

t0 + 30/ODR

11111

t0 + 31/ODR

11111

t0 + 32/ODR

Table 39.

CTRL_REG3 (0x22)

I1_WTM

I1_OVRN

AN3308 bảng dữ liệu(PDF) 42 Page - STMicroelectronics

AN3308 bảng dữ liệu(HTML) 42 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

bảng dữ liệu tải về

Link URL