AN3142 datasheet(20/44 Pages) STMICROELECTRONICS

20 / 44 page

Designing a fixed-off-time PFC

AN3142

20/44

Doc ID 17005 Rev 3

4.3.7

L6563S biasing circuitry

Following the dimensioning of the power components, the biasing circuitry for the L6563S is

also described here. For reference, the internal schematic of the L6563S is represented

below in

Figure 11. For more detail on the internal functions please refer to the datasheet.

Figure 11.

L6563S internal schematic

Pin 1 (INV): This pin is connected both to the inverting input of the E/A and to the OVP

circuitry. A resistive divider is connected between the boost regulated output voltage and

this pin. The internal reference on the non-inverting input of the E/A is 2.5 V (typ.), the output

voltage (Vout) of the PFC pre-regulator is set at its nominal value, by the resistors ratio of

the feedback output divider. RoutH and RoutL are then selected considering the desired

nominal output voltage and the desired output power dissipated on the output divider. For

example for a 50 mW output divider dissipation:

Equation 39

With the commercial value selected RoutH = 3MΩ:

Equation 40

)

(

OUT

outH

−

Ω

−

160

)

400

(

outH

out

outL

outH

−

159

400

outL

outH

−

AN3142 bảng dữ liệu(PDF) 20 Page - STMicroelectronics

AN3142 bảng dữ liệu(HTML) 20 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

bảng dữ liệu tải về

Link URL