công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ICL7109CPL bảng dữ liệu(PDF) 12 Page - Intersil Corporation

tên linh kiện ICL7109CPL
Giải thích chi tiết về linh kiện  12-Bit, Microprocessor- Compatible A/D Converter
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  INTERSIL [Intersil Corporation]
Trang chủ  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

ICL7109CPL bảng dữ liệu(HTML) 12 Page - Intersil Corporation

Back Button ICL7109CPL Datasheet HTML 8Page - Intersil Corporation ICL7109CPL Datasheet HTML 9Page - Intersil Corporation ICL7109CPL Datasheet HTML 10Page - Intersil Corporation ICL7109CPL Datasheet HTML 11Page - Intersil Corporation ICL7109CPL Datasheet HTML 12Page - Intersil Corporation ICL7109CPL Datasheet HTML 13Page - Intersil Corporation ICL7109CPL Datasheet HTML 14Page - Intersil Corporation ICL7109CPL Datasheet HTML 15Page - Intersil Corporation ICL7109CPL Datasheet HTML 16Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 25 page
background image
12
converter. When the MODE pin is low or left open (this input
is provided with a pulldown resistor to ensure a low level
when the pin is left open), the converter is in its “Direct” out-
put mode, where the output data is directly accessible under
the control of the chip and byte enable inputs. When the
MODE input is pulsed high, the converter enters the UART
handshake mode and outputs the data in two bytes, then
returns to “direct” mode. When the MODE input is left high,
the converter will output data in the handshake mode at the
end of every conversion cycle. (See section entitled “Hand-
shake Mode” for further details).
STATUS Output
During a conversion cycle, the STATUS output goes high at
the beginning of Signal Integrate (Phase II), and goes low
one-half clock period after new data from the conversion has
been stored in the output latches. See Figure 3 for of this tim-
ing. This signal may be used as a “data valid” flag (data never
changes while STATUS is low) to drive interrupts, or for
monitoring the status of the converter.
RUN/HOLD Input
When the RUN/HOLD input is high, or left open, the circuit will
continuously perform conversion cycles, updating the output
latches after zero crossing during the Deintegrate (Phase III)
portion of the conversion cycle (See Figure 3). In this mode of
operation, the conversion cycle will be performed in 8192
clock periods, regardless of the resulting value.
FIGURE 4. DIGITAL SECTION
TEST
LATCH
CLOCK
POL OR
12 11 10 9
8
7
6
5432
1
17
3
4
5
6
7
8
9
10 11 12 13 14 15 16
226
22
23
24
25
21
27
STATUS
RUN/
OSC OSC OSC BUF MODE
SEND
HOLD
IN OUT SEL OSC
OUT
LOW ORDER
BYTE OUTPUTS
BB
BBB
B
BBB BB
B
GND
1
18
19
20
LBEN
HBEN
CE/LOAD
TO
ANALOG
SECTION
COMP OUT
AZ
INT
DEINT (+)
DEINT (-)
CONVERSION
CONTROL LOGIC
OSCILLATOR
AND CLOCK
CIRCUITRY
HIGH ORDER
BYTE OUTPUTS
12-BIT COUNTER
14 LATCHES
14 THREE-STATE OUTPUTS
HANDSHAKE
LOGIC
ICL7109



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com