CDP1805ACE datasheet(5/30 Pages) INTERSIL

5 / 30 page

Input Low Voltage (BUS0 - BUS7, ME), VIL

0.5, 4.5

1.5

Input High Voltage (BUS0 - BUS7, ME), VIH

0.5, 4.5

3.5

Schmitt Trigger Input Voltage (Except BUS0 - BUS7, ME)

Positive Trigger Threshold, VP

0.5, 4.5

2.2

2.9

3.6

Negative Trigger Threshold, VN

0.5, 4.5

0.9

1.9

2.8

Hysteresis, VH

0.5, 4.5

0.3

0.9

1.6

Input Leakage Current, IIN

-0, 5

±0.1

±5

µA

Three-State Output Leakage Current, IOUT

0, 5

±0.2

±5

µA

Input Capacitance, CIN

---

7.5

Output Capacitance, COUT

---

Total Power Dissipation (Note 4)

Run

Idle “00” at M (0000)

Minimum Data Retention Voltage, VDR

VDD = VDR

-2

2.4

Data Retention Current, IDR

VDD = 2.4

100

µA

NOTES:

3. Typical values are for TA = +25

oC and nominal V

DD.

4. External clock: f = 5MHz, t R, t F = 10ns; CL = 50pF.

Dynamic Electrical Specifications at TA = -40o to +85oC; C L = 50pF; Input tR, tF = 10ns; Input Pulse Levels = 0.1V to

VDD -0.1V; VDD = 5V, ±5%.

PARAMETER

CDP1805AC CDP1806AC

UNITS

(NOTE 5)

TYP

MAX

Propagation Delay Times

Clock to TPA, TPB, tPLH, tPHL

150

275

Clock-to-Memory High-Address Byte, tPLH, tPHL

325

550

Clock-to-Memory Low-Address Byte, tPLH, tPHL

275

450

Clock to MRD, tPLH, tPHL

200

325

Clock to MWR, tPLH, tPHL (See Note 5)

150

275

Clock to (CPU DATA to BUS), tPLH, tPHL

375

625

Clock to State Code, tPLH, tPHL

225

400

Clock to Q, tPLH, tPHL

250

425

Clock to N, tPLH, tPHL

250

425

Clock to Internal RAM Data to BUS, tPLH, tPHL

420

650

Static Electrical Specifications at TA = -40oC to +85oC, VDD ±5%, Except as Noted (Continued)

PARAMETER

(V)

VIN

(V)

VDD

(V)

CDP1805ACD, CDP1805ACE

CDP1806ACD, CDP1806ACE

UNITS

MIN

(NOTE 3)

TYP

MAX

CDP1805AC, CDP1806AC

CDP1805ACE bảng dữ liệu(PDF) 5 Page - Intersil Corporation

CDP1805ACE bảng dữ liệu(HTML) 5 Page - Intersil Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

bảng dữ liệu tải về

Link URL