GDC21D301A datasheet(10/35 Pages) HYNIX

10 / 35 page

GDC21D301A

Pin Description (continued)

NAME

TYPE

DESCRIPTION

AUXILIARY DATA DECODER INTERFACE

\DATA_WAIT

Auxiliary Data Wait (active low).

This signal indicates that the access of registers in the auxiliary

decoder is ready.

\DATA_REQ

Auxiliary Data Request (active low).

This signal is asserted when an auxiliary device requests data

from the GDC21D301A.

\DATA_STRB

108

Auxiliary Data Strobe (active low).

This signal qualifies data contained in VAD_DATA[7:0]. This

auxiliary decoder should latch the auxiliary data on the rising

edge of DATA_STRB.

\DATA_DCS

107

Auxiliary Select (active low).

This signal activates data transfers between the auxiliary

decoder and the host processor. Host processor can access the

registers of the auxiliary decoder.

BOF_D

Begin of Frame2.

On the rising edge of this signal, STC, the counted PCR value,

is copied to STC3_reg.

SCAN TEST

SCAN_MODE

Scan Test Mode Enable Input.

It has to be connected to VSS level.

SCAN_TEST

Scan Test Mode Enable Input.

It has to be connected to VSS level.

SCAN_IN1

Scan-path Input on Scan Test Mode.

It has to be connected to VSS level.

SCAN_OUT1

111

Scan-path Output on Scan Test Mode

POWER AND GROUND

VDD

7, 10, 33, 48,

58,68,70,82,

100,113,121,

124

PWR

3.3 V Power Supply

VSS

4,15,24,35,

53,63,72,77,

87,102,106,

118,130

GND

Ground

GDC21D301A bảng dữ liệu(PDF) 10 Page - Hynix Semiconductor

GDC21D301A bảng dữ liệu(HTML) 10 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35

bảng dữ liệu tải về

Link URL