A3P030 datasheet(92/210 Pages) MICROSEMI

92 / 210 page

ProASIC3 Flash Family FPGAs

Re vi s i on 15

2 - 87

Table 2-111 • A3P250 Global Resource

Commercial-Case Conditions: TJ = 70°C, VCC = 1.425 V

Parameter

Description

–2

–1

Std.

Units

Min.1 Max.2 Min.1 Max.2 Min.1 Max.2

tRCKL

Input Low Delay for Global Clock

0.80

1.01

0.91

1.15

1.07

1.36

tRCKH

Input High Delay for Global Clock

0.78

1.04

0.89

1.18

1.04

1.39

tRCKMPWH

Minimum Pulse Width High for Global Clock

0.75

0.85

1.00

tRCKMPWL

Minimum Pulse Width Low for Global Clock

0.85

0.96

1.13

tRCKSW

Maximum Skew for Global Clock

0.26

0.29

0.34

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element,

located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully

loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-112 • A3P400 Global Resource

Commercial-Case Conditions: TJ = 70°C, VCC = 1.425 V

Parameter

Description

–2

–1

Std.

Units

Min.1 Max.2 Min.1 Max.2 Min.1 Max.2

tRCKL

Input Low Delay for Global Clock

0.871.090.991.241.171.46

tRCKH

Input High Delay for Global Clock

0.86

1.11

0.98

1.27

1.15

1.49

tRCKMPWH

Minimum Pulse Width High for Global Clock

0.75

0.85

1.00

tRCKMPWL

Minimum Pulse Width Low for Global Clock

0.85

0.96

1.13

tRCKSW

Maximum Skew for Global Clock

0.26

0.29

0.34

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element,

located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully

loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

A3P030 bảng dữ liệu(PDF) 92 Page - Microsemi Corporation

A3P030 bảng dữ liệu(HTML) 92 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL