CS49300 datasheet(16/86 Pages) CIRRUS

16 / 86 page

CS49300 Family DSP

DS339PP4

1.11. Switching Characteristics — Digital Audio Input

(TA = 25 °C; VA, VD[3:1] = 2.5 V ±5%; Inputs: Logic 0 = DGND, Logic 1 = VD, CL = 20 pF)

Notes: 1. Master mode timing specifications are characterized, not production tested.

2. Master mode is defined as the CS493XX driving LRCLKN1(2) and SCLKN1(2). Master or Slave mode

can be programmed.

3. This timing parameter is defined from the non-active edge of SCLKN1(2). The active edge of

SCLKN1(2) is the point at which the data is valid.

4. This timing parameter is defined from the active edge of SCLKN1(2). The active edge of SCLKN1(2) is

the point at which the data is valid.

5. Slave mode is defined as SCLKN1(2) and LRCLKN1(2) being driven by an external source.

Parameter

Symbol

Min

Max

Unit

SCLKN1(2) period for both Master and Slave mode

(Note 1)

Tsclki

SCLKN1(2) duty cycle for Master and Slave mode

(Note 1)

Master Mode

(Note 1, 2)

LRCLKN1(2) delay after SCLKN1(2) transition

(Note 3)

Tlrds

-10

SDATAN1(2) setup to SCLKN1(2) transition

(Note 4)

Tsdsum

SDATAN1(2) hold time after SCLKN1(2) transition

(Note 4)

Tsdhm

Slave Mode

(Note 5)

Time from active edge of SCLKN1(2) to LRCLKN1(2) transition

Tstlr

Time from LRCLKN1(2) transition to SCLKN1(2) active edge

Tlrts

SDATAN1(2) setup to SCLKN1(2) transition

(Note 4)

Tsdsus

SDATAN1(2) hold time after SCLKN1(2) transition

(Note 4)

Tsdhs

CS49300 bảng dữ liệu(PDF) 16 Page - Cirrus Logic

CS49300 bảng dữ liệu(HTML) 16 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

bảng dữ liệu tải về

Link URL