công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

W25Q80BWSVIP bảng dữ liệu(PDF) 44 Page - Winbond

tên linh kiện W25Q80BWSVIP
Giải thích chi tiết về linh kiện  1.8V 8M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  WINBOND [Winbond]
Trang chủ  http://www.winbond.com
Logo WINBOND - Winbond

W25Q80BWSVIP bảng dữ liệu(HTML) 44 Page - Winbond

Back Button W25Q80BWSVIP Datasheet HTML 40Page - Winbond W25Q80BWSVIP Datasheet HTML 41Page - Winbond W25Q80BWSVIP Datasheet HTML 42Page - Winbond W25Q80BWSVIP Datasheet HTML 43Page - Winbond W25Q80BWSVIP Datasheet HTML 44Page - Winbond W25Q80BWSVIP Datasheet HTML 45Page - Winbond W25Q80BWSVIP Datasheet HTML 46Page - Winbond W25Q80BWSVIP Datasheet HTML 47Page - Winbond W25Q80BWSVIP Datasheet HTML 48Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 74 page
background image
W25Q80BW
- 44 -
7.2.26
Chip Erase (C7h / 60h)
The Chip Erase instruction sets all memory within the device to the erased state of all 1s (FFh). A Write
Enable instruction must be executed before the device will accept the Chip Erase Instruction (Status
Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the
instruction code “C7h” or “60h”. The Chip Erase instruction sequence is shown in figure 24.
The /CS pin must be driven high after the eighth bit has been latched. If this is not done the Chip Erase
instruction will not be executed. After /CS is driven high, the self-timed Chip Erase instruction will
commence for a time duration of tCE (See AC Characteristics). While the Chip Erase cycle is in progress,
the Read Status Register instruction may still be accessed to check the status of the BUSY bit. The
BUSY bit is a 1 during the Chip Erase cycle and becomes a 0 when finished and the device is ready to
accept other instructions again. After the Chip Erase cycle has finished the Write Enable Latch (WEL) bit
in the Status Register is cleared to 0. The Chip Erase instruction will not be executed if any page is
protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits (see Status Register Memory
Protection table).
/CS
CLK
DI
(IO
0)
DO
(IO
1)
Mode 0
Mode 3
0
1
2
3
4
5
6
7
Instruction (C7h/60h)
High Impedance
Mode 0
Mode 3
Figure 24. Chip Erase Instruction Sequence Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com