www.ti.com

ADS5522

SBAS320C – MAY 2004 – REVISED FEBRUARY 2007

ADS5522 Revision history

Revision

Date

Description

A

02/05

Production data sheet released

B

04/06

Added notes regarding the input voltage overstress requirements in the absolute max ratings table

Changed minimum recommended sampling rate to 2 MSPS

Clarified the Electrical Characteristics measurement conditions

Added data valid with respect to the input clock, output clock jitter, wakeup time, output clock rise

and fall time and clock propagation delay timings

Clarified output capture test modes in Table 2

Updated the definitions section

Clarified measurement conditions for the specifications plots

Updated the Power Down section to reflect the newly specified 2 MSPS minimum sampling rate

Timings specified at various sampling speeds in Table 5 and Table 6

Information added in pin assignment table for pins RESET, OE, SEN, SDATA and SCLK

Removed the input voltage stress section

In serial programming section, note added about mandatory RESET

Latency spec corrected in timing diagram and timing table to 17.5 clocks

C

02/07

Added min/max spec for offset and gain error

28

Submit Documentation Feedback