AM79C970A datasheet(129/219 Pages) AMD

129 / 219 page

P R E L I M I N A R Y

AMD

129

Am79C970A

CSR33: Next Transmit Descriptor Address Upper

Bit

Name

Description

31–16

RES

Reserved locations. Written as

ZEROs and read as undefined.

15–0 NXDAU

Contains the upper 16 bits of

the

transmit

descriptor

address pointer.

Read/Write

accessible

only

when either the STOP or the

SPND bit is set. These bits

are unaffected by H_RESET,

S_RESET or by setting the

STOP bit.

CSR34: Current Transmit Descriptor Address

Lower

Bit

Name

Description

31–16

RES

Reserved locations. Written as

ZEROs and read as undefined.

15–0

CXDAL

Contains the lower 16 bits of the

current

transmit

descriptor

address pointer.

Read/Write

accessible

only

when either the STOP or the

SPND bit is set. These bits

are unaffected by H_RESET,

S_RESET or by setting the

STOP bit.

CSR35: Current Transmit Descriptor Address

Upper

Bit

Name

Description

31–16

RES

Reserved locations. Written as

ZEROs and read as undefined.

15–0 CXDAU

Contains the upper 16 bits of the

current transmit descriptor ad-

dress pointer.

Read/Write

accessible

only

when either the STOP or the

SPND bit is set. These bits

are unaffected by H_RESET,

S_RESET or by setting the

STOP bit.

CSR36: Next Next Receive Descriptor Address

Lower

Bit

Name

Description

31–16

RES

Reserved locations. Written as

ZEROs and read as undefined.

15–0 NNRDAL

Contains the lower 16 bits of the

receive

descriptor

address pointer.

Read/Write

accessible

only

when either the STOP or the

SPND bit is set. These bits

are unaffected by H_RESET,

S_RESET or by setting the

STOP bit.

CSR37: Next Next Receive Descriptor Address

Upper

Bit

Name

Description

31–16

RES

Reserved locations. Written as

ZEROs and read as undefined.

15–0 NNRDAU

Contains the upper 16 bits of the

receive

descriptor

address pointer.

Read/Write

accessible

only

when either the STOP or the

SPND bit is set. These bits

are unaffected by H_RESET,

S_RESET or by setting the

STOP bit.

CSR38: Next Next Transmit Descriptor Address

Lower

Bit

Name

Description

31–16

RES

Reserved locations. Written as

ZEROs and read as undefined.

15–0 NNXDAL

Contains the lower 16 bits of the

next next transmit descriptor

address pointer.

Read/Write

accessible

only

when either the STOP or the

SPND bit is set. These bits

are unaffected by H_RESET,

S_RESET or by setting the

STOP bit.

CSR39: Next Next Transmit Descriptor Address

Upper

Bit

Name

Description

31–16

RES

Reserved locations. Written as

ZEROs and read as undefined.

15–0 NNXDAU

Contains the upper 16 bits of the

next next transmit descriptor

address pointer.

Read/Write

accessible

only

when either the STOP or the

SPND bit is set. These bits

are unaffected by H_RESET,

S_RESET or by setting the

STOP bit.

AM79C970A bảng dữ liệu(PDF) 129 Page - Advanced Micro Devices

AM79C970A bảng dữ liệu(HTML) 129 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL