AM79C970A datasheet(128/219 Pages) AMD

128 / 219 page

AMD

P R E L I M I N A R Y

128

Am79C970A

S_RESET or by setting the

STOP bit.

CSR26: Next Receive Descriptor Address Lower

Bit

Name

Description

31–16

RES

Reserved locations. Written as

ZEROs and read as undefined.

15–0 NRDAL

Contains the lower 16 bits of

the

receive

descriptor

address pointer.

Read/Write

accessible

only

when either the STOP or the

SPND bit is set. These bits

are unaffected by H_RESET,

S_RESET or by setting the

STOP bit.

CSR27: Next Receive Descriptor Address Upper

Bit

Name

Description

31–16

RES

Reserved locations. Written as

ZEROs and read as undefined.

15–0 NRDAU

Contains the upper 16 bits of

the

receive

descriptor

address pointer.

Read/Write

accessible

only

when either the STOP or the

SPND bit is set. These bits

are unaffected by H_RESET,

S_RESET or by setting the

STOP bit.

CSR28: Current Receive Descriptor Address

Lower

Bit

Name

Description

31–16

RES

Reserved locations. Written as

ZEROs and read as undefined.

15–0 CRDAL

Contains the lower 16 bits of

the current receive descriptor

address pointer.

Read/Write

accessible

only

when either the STOP or the

SPND bit is set. These bits

are unaffected by H_RESET,

S_RESET or by setting the

STOP bit.

CSR29: Current Receive Descriptor Address

Upper

Bit

Name

Description

31–16

RES

Reserved locations. Written as

ZEROs and read as undefined.

15–0 CRDAU

Contains the upper 16 bits of

the current receive descriptor

address pointer.

Read/Write

accessible

only

when either the STOP or the

SPND bit is set. These bits

are unaffected by H_RESET,

S_RESET or by setting the

STOP bit.

CSR30: Base Address of Transmit

Descriptor Ring Lower

Bit

Name

Description

31–16

RES

Reserved locations. Written as

ZEROs and read as undefined.

15–0

BADXL

Contains the lower 16 bits of the

base address of the transmit

descriptor ring.

Read/Write

accessible

only

when either the STOP or the

SPND bit is set. These bits

are unaffected by H_RESET,

S_RESET or by setting the

STOP bit.

CSR31: Base Address of Transmit

Descriptor Ring Upper

Bit

Name

Description

31–16

RES

Reserved locations. Written as

ZEROs and read as undefined.

15–0 BADXU

Contains the upper 16 bits of the

base address of the transmit

descriptor ring.

Read/Write

accessible

only

when either the STOP or the

SPND bit is set. These bits

are unaffected by H_RESET,

S_RESET or by setting the

STOP bit.

CSR32: Next Transmit Descriptor Address Lower

Bit

Name

Description

31–16

RES

Reserved locations. Written as

ZEROs and read as undefined.

15–0

NXDAL

Contains the lower 16 bits of

the

transmit

descriptor

address pointer.

Read/Write

accessible

only

when either the STOP or the

SPND bit is set. These bits

are unaffected by H_RESET,

S_RESET or by setting the

STOP bit.

AM79C970A bảng dữ liệu(PDF) 128 Page - Advanced Micro Devices

AM79C970A bảng dữ liệu(HTML) 128 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL