MCP6S92 datasheet(3/40 Pages) MICROCHIP

3 / 40 page

 2004 Microchip Technology Inc.

DS21908A-page 3

MCP6S91/2/3

Ladder Resistance

RLAD

3.4

4.9

6.4

Ω

(Note 1)

Ladder Resistance across

Temperature

∆R

LAD/∆TA

—+0.028

—

%/°C

TA = -40°C to +125°C (Note 1)

Amplifier Output

DC Output Non-linearity G = +1

VONL

—

±0.18

—

% of FSR VOUT ≈ 0.3V to VDD − 0.3V, VDD =5.0V

≥ +2

VONL

—

±0.050

—

% of FSR VOUT ≈ 0.3V to VDD − 0.3V, VDD =5.0V

Maximum Output Voltage Swing

VOH_ANA,

VOL_ANA

VSS + 20

—

VDD – 100

≥ +2; 0.5V output overdrive

VSS + 60

—

VDD – 60

≥ +2; 0.5V output overdrive,

VREF = VDD/2

Short Circuit Current

ISC

—±25

—

Power Supply

Supply Voltage

VDD

2.5

—

5.5

Minimum Valid Supply Voltage

VDD_VAL

—

0.4

2.0

Quiescent Current

0.4

1.0

1.6

IO = 0 (Note 3)

Quiescent Current, Shutdown

Mode

IQ_SHDN

—30

—

IO = 0 (Note 3)

DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise indicated, TA = +25°C, VDD = +2.5V to +5.5V, VSS = GND, VREF = VSS, G = +1 V/V,

Input = CH0 = (0.3V)/G, CH1 = 0.3V, RL =10 kΩ to VDD/2, SI and SCK are tied low and CS is tied high.

Parameters

Sym

Min

Typ

Max

Units

Conditions

Note

RLAD (RF+RG in Figure 4-1) connects VREF, VOUT and the inverting input of the internal amplifier. The MCP6S92 has

VREF tied internally to VSS, so VSS is coupled to the internal amplifier and the PSRR spec describes PSRR+ only. It is

recommended that the MCP6S92’s VSS pin be tied directly to ground to avoid noise problems.

The MCP6S92’s VIVR and VIVR_REF are not tested in production; they are set by design and characterization.

IQ includes current in RLAD (typically 60 µA at VOUT = 0.3V). Both IQ and IQ_SHDN exclude digital switching currents.

MCP6S92 bảng dữ liệu(PDF) 3 Page - Microchip Technology

MCP6S92 bảng dữ liệu(HTML) 3 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

bảng dữ liệu tải về

Link URL