| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
LSM6DB0TR bảng dữ liệu(PDF) 31 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
LSM6DB0TR bảng dữ liệu(HTML) 31 Page - STMicroelectronics |
|
31 / 66 page ![]() DocID025603 Rev 1 31/66 LSM6DB0 Microprocessor functionality 66 8.3 Reset management The device has an integrated brownout reset (BOR) circuit and an integrated power-on reset (POR). In the LSM6DB0, the BOR threshold is 1.5 V. When VDD is below this threshold, the device is in reset. The BOR is always active in the LSM6DB0 at power-on. The POR circuit is activated when the LDO has stabilized. The startup time of the LSM6DB0 at power-on is typically 1 ms with the BOR active. 8.4 Boot mode At startup, the LSM6DB0 boots from a reserved section of the Flash memory programmed by ST during production. It is used to adjust accurately the oscillator frequencies and contains manufacturing information. Any interference with this initialization sequence can degrade the performance of the device. At the end of this sequence, the system boots from the main Flash which contains the user’s program. 8.5 Clock management Figure 15. Clock tree 1. Same clock supply for both I2C |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |