AD9266-80EBZ datasheet(17/32 Pages) AD

17 / 32 page

Data Sheet

AD9266

Rev. A | Page 17 of 32

THEORY OF OPERATION

The AD9266 architecture consists of a multistage, pipelined ADC.

Each stage provides sufficient overlap to correct for flash errors in

the preceding stage. The quantized outputs from each stage are

combined into a final 16-bit result in the digital correction logic.

The pipelined architecture permits the first stage to operate with

a new input sample, whereas the remaining stages operate with

preceding samples. Sampling occurs on the rising edge of the clock.

Each stage of the pipeline, excluding the last, consists of a low

resolution flash ADC connected to a switched-capacitor DAC

and an interstage residue amplifier (for example, a multiplying

digital-to-analog converter (MDAC)). The residue amplifier

magnifies the difference between the reconstructed DAC output

and the flash input for the next stage in the pipeline. One bit of

redundancy is used in each stage to facilitate digital correction

of flash errors. The last stage simply consists of a flash ADC.

The output staging block aligns the data, corrects errors, and

passes the data to the CMOS output buffers. The output buffers

are powered from a separate (DRVDD) supply, allowing adjust-

ment of the output voltage swing. During power-down, the

output buffers go into a high impedance state.

ANALOG INPUT CONSIDERATIONS

The analog input to the AD9266 is a differential switched-

capacitor circuit designed for processing differential input

signals. This circuit can support a wide common-mode range

while maintaining excellent performance. By using an input

common-mode voltage of midsupply, users can minimize

signal-dependent errors and achieve optimum performance.

CPAR

CSAMPLE

CPAR

VIN–

VIN+

Figure 35. Switched-Capacitor Input Circuit

The clock signal alternately switches the input circuit between

sample-and-hold mode (see Figure 35). When the input circuit

is switched to sample mode, the signal source must be capable

of charging the sample capacitors and settling within one-half

of a clock cycle. A small resistor in series with each input can

help reduce the peak transient current injected from the output

stage of the driving source. In addition, low Q inductors or ferrite

beads can be placed on each leg of the input to reduce high differ-

ential capacitance at the analog inputs and, therefore, achieve

the maximum bandwidth of the ADC. Such use of low Q inductors

or ferrite beads is required when driving the converter front end at

high IF frequencies. Either a shunt capacitor or two single-ended

capacitors can be placed on the inputs to provide a matching

passive network. This ultimately creates a low-pass filter at the

input to limit unwanted broadband noise. See the AN-742

Application Note, the AN-827 Application Note, and the Analog

Dialogue article “Transformer-Coupled Front-End for Wideband

A/D Converters” (Volume 39, April 2005) for more information. In

general, the precise values depend on the application.

Input Common Mode

The analog inputs of the AD9266 are not internally dc-biased.

Therefore, in ac-coupled applications, the user must provide

a dc bias externally. Setting the device so that VCM = AVDD/2

is recommended for optimum performance, but the device can

function over a wider range with reasonable performance, as

shown in Figure 36.

100

0.5

0.6

0.7

0.8

0.9

1.0

1.1

1.2

1.3

INPUT COMMON-MODE VOLTAGE (V)

SFDR (dBc)

SNR (dBFS)

Figure 36. SNR/SFDR vs. Input Common-Mode Voltage,

fIN = 32.5 MHz, fS = 80 MSPS

An on-board, common-mode voltage reference is included in

the design and is available from the VCM pin. The VCM pin

must be decoupled to ground by a 0.1 µF capacitor, as described

in the Applications Information section.

Differential Input Configurations

Optimum performance is achieved while driving the AD9266 in a

differential input configuration. For baseband applications, the

AD8138, ADA4937-2, and ADA4938-2 differential drivers provide

excellent performance and a flexible interface to the ADC.

The output common-mode voltage of the ADA4938-2 is easily

set with the VCM pin of the AD9266 (see Figure 37), and the

driver can be configured in a Sallen-Key filter topology to

provide band limiting of the input signal.

AVDD

VIN

76.8Ω

120Ω

0.1µF

33Ω

10pF

200Ω

90Ω

ADA4938-2

ADC

VIN–

VIN+

VCM

Figure 37. Differential Input Configuration Using the ADA4938-2

AD9266-80EBZ bảng dữ liệu(PDF) 17 Page - Analog Devices

AD9266-80EBZ bảng dữ liệu(HTML) 17 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

bảng dữ liệu tải về

Link URL