công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

DOC7707 bảng dữ liệu(PDF) 204 Page - List of Unclassifed Manufacturers

tên linh kiện DOC7707
Giải thích chi tiết về linh kiện  Microcontroller with 8/16K Bytes of ISP Flash and USB Controller
PDF  307 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ETC1 [List of Unclassifed Manufacturers]
Trang chủ  
Logo ETC1 - List of Unclassifed Manufacturers

DOC7707 bảng dữ liệu(HTML) 204 Page - List of Unclassifed Manufacturers

Back Button DOC7707 Datasheet HTML 200Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 201Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 202Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 203Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 204Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 205Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 206Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 207Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 208Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 204 / 307 page
background image
204
7707F–AVR–11/10
AT90USB82/162
• The CPU can free the bank by clearing FIFOCON when all the data is read, that is:
• after “N” read of UEDATX,
• as soon as RWAL is cleared by hardware.
If the endpoint uses 2 banks, the second one can be filled by the HOST while the current one is
being read by the CPU. Then, when the CPU clear FIFOCON, the next bank may be already
ready and RXOUTI is set immediately.
20.14 IN endpoint management
IN packets are sent by the USB device controller, upon an IN request from the host. All the data
can be written by the CPU, which acknowledge or not the bank when it is full.Overview
The Endpoint must be configured first.
20.14.0.1
“Manual” mode
The TXINI bit is set by hardware when the current bank becomes free. This triggers an interrupt
if the TXINE bit is set. The FIFOCON bit is set at the same time. The CPU writes into the FIFO
and clears the FIFOCON bit to allow the USB controller to send the data. If the IN Endpoint is
composed of multiple banks, this also switches to the next data bank. The TXINI and FIFOCON
bits are automatically updated by hardware regarding the status of the next bank.
TXINI shall always be cleared before clearing FIFOCON.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com