công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

DOC7707 bảng dữ liệu(PDF) 36 Page - List of Unclassifed Manufacturers

tên linh kiện DOC7707
Giải thích chi tiết về linh kiện  Microcontroller with 8/16K Bytes of ISP Flash and USB Controller
PDF  307 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ETC1 [List of Unclassifed Manufacturers]
Trang chủ  
Logo ETC1 - List of Unclassifed Manufacturers

DOC7707 bảng dữ liệu(HTML) 36 Page - List of Unclassifed Manufacturers

Back Button DOC7707 Datasheet HTML 32Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 33Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 34Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 35Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 36Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 37Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 38Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 39Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 40Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 307 page
background image
36
7707F–AVR–11/10
AT90USB82/162
“0011”, giving a division factor of 8 at start up. This feature should be used if the selected clock
source has a higher frequency than the maximum frequency of the device at the present operat-
ing conditions. Note that any value can be written to the CLKPS bits regardless of the CKDIV8
Fuse setting. The Application software must ensure that a sufficient division factor is chosen if
the selected clock source has a higher frequency than the maximum frequency of the device at
the present operating conditions. The device is shipped with the CKDIV8 Fuse programmed.
6.9
PLL
The PLL is used to generate internal high frequency (48 MHz) clock for USB interface, the PLL
input is generated from an external low-frequency (the crystal oscillator or external clock input
pin from XTAL1).
6.9.1
Internal PLL for USB interface
The internal PLL in AT90USB82/162 generates a clock frequency that is 6x multiplied from nom-
inally 8 MHz input. The source of the 8 MHz PLL input clock is the output of the internal PLL
clock prescaler that generates the 8 MHz.
Table 6-9.
Clock Prescaler Select
CLKPS3
CLKPS2
CLKPS1
CLKPS0
Clock Division Factor
00
00
1
00
01
2
00
10
4
00
11
8
01
00
16
01
01
32
01
10
64
01
11
128
10
00
256
10
01
Reserved
10
10
Reserved
10
11
Reserved
11
00
Reserved
11
01
Reserved
11
10
Reserved
11
11
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com