| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
DOC7707 bảng dữ liệu(PDF) 37 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
DOC7707 bảng dữ liệu(HTML) 37 Page - List of Unclassifed Manufacturers |
|
37 / 307 page ![]() 37 7707F–AVR–11/10 AT90USB82/162 Figure 6-6. PLL Clocking System 6.9.2 PLL Control and Status Register – PLLCSR • Bit 7..5 – Res: Reserved Bits These bits are reserved bits in the AT90USB82/162 and always read as zero. • Bit 4..2 – PLLP2:0 PLL prescaler These bits allow to configure the PLL input prescaler to generate the 8MHz input clock for the PLL. • Bit 1 – PLLE: PLL Enable When the PLLE is set, the PLL is started and if needed internal RC Oscillator is started as a PLL reference clock. If PLL is selected as a system clock source the value for this bit is always 1. XTAL2 XTAL1 XTAL PLL 6x PLLE Lock Detector PLOCK clkUSB (48MHz) PLL clock Prescaler System Clock clk 8MHz Ext. Int RC 8MHz. Clock Switch Clock Mux (fuse) Bit 7 65 43 21 0 $29 ($29) PLLP2 PLLP1 PLLP0 PLLE PLOCK PLLCSR Read/Write R R R R R R R/W R Initial Value 0 0 0 0 0 0 0/1 0 Table 6-10. PLL input prescaler configurations PLLP2 PLLP1 PLLP0 Clock Division Factor 00 0 1 00 1 2 0 1 0 Reserved 0 1 1 Reserved 1 0 0 Reserved 1 0 1 Reserved 1 1 0 Reserved 1 1 1 Reserved |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |