FDC37C78-HT datasheet(66/82 Pages) MICROCHIP

66 / 82 page

CR02

This register can only be accessed in the Configuration Mode and after the CSR has been initialized

to 02H. The default value of this register after power up is 00H.

Table 36 - CR02

BIT NO.

BIT NAME

DESCRIPTION

0:7

Reserved

Read Only. A read returns a 0.

CR03

This

can

only be accessed in the Configuration Mode and the CSR has been initialized

to 03H. The default value after power up is 70H.

Table 37 - CR03

BIT NO.

BIT NAME

DESCRIPTION

Reserved

Reserved - Read as zero

Enhanced

Floppy Mode

Bit 1

Floppy Mode - Refer to the description of the TAPE

DRIVE REGISTER (TDR) for more information on these

modes.

NORMAL Floppy Mode (Default)

Enhanced Floppy Mode 2 (OS2)

Reserved

Reserved - Read as zero

Reserved

Reserved - Read as zero

DRVDEN1

DRVDEN 1 output as per DRVDEN table

DRVDEN 1 pin is tri-state (default)

MFM

IDENT is used in conjunction with MFM to define the interface mode of

operation.

IDENT

MFM

MODE

AT Mode (Default)

Reserved

Reserved - Read as zero

CR04

This register can

only be accessed in the Configuration Mode and the CSR has been initialized

to 04H. The default value after power up is 00H.

Table 38 - CR04

BIT NO.

BIT NAME

DESCRIPTION

0:7

Reserved

Reserved - Read as zero

FDC37C78-HT bảng dữ liệu(PDF) 66 Page - Microchip Technology

FDC37C78-HT bảng dữ liệu(HTML) 66 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

bảng dữ liệu tải về

Link URL