H3LIS331DL datasheet(31/38 Pages) STMICROELECTRONICS

31 / 38 page

DocID023111 Rev 2

31/38

H3LIS331DL

Configuration register for interrupt 1 source.

7.14

INT1_SRC (31h)

Interrupt 1 source register. Read-only register.

Reading at this address clears the INT1_SRC IA bit (and the interrupt signal on the INT 1

pin) and allows the refreshment of data in the INT1_SRC register if the latched option is

chosen.

XHIE

Enable interrupt generation on X high event. Default value: 0

(0: disable interrupt request;

1: enable interrupt request on measured accel. value higher than preset threshold)

XLIE

Enable interrupt generation on X low event. Default value: 0

(0: disable interrupt request;

1: enable interrupt request on measured accel. value lower than preset threshold)

Table 39. Interrupt 1 source configurations

AOI

Interrupt mode

OR combination of interrupt events

AND combination of interrupt events

Table 38. INT1_CFG description (continued)

Table 40. INT1_SRC register

YHYL

XHXL

Table 41. INT1_SRC description

Interrupt active. Default value: 0

(0: no interrupt has been generated; 1: one or more interrupts have been generated)

Z high. Default value: 0

(0: no interrupt, 1: Z high event has occurred)

Z low. Default value: 0

(0: no interrupt; 1: Z low event has occurred)

Y high. Default value: 0

(0: no interrupt, 1: Y high event has occurred)

Y low. Default value: 0

(0: no interrupt, 1: Y low event has occurred)

X high. Default value: 0

(0: no interrupt, 1: X high event has occurred)

X low. Default value: 0

(0: no interrupt, 1: X low event has occurred)

H3LIS331DL bảng dữ liệu(PDF) 31 Page - STMicroelectronics

H3LIS331DL bảng dữ liệu(HTML) 31 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

bảng dữ liệu tải về

Link URL