| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
SPC5604BF2MLL6 bảng dữ liệu(PDF) 51 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
SPC5604BF2MLL6 bảng dữ liệu(HTML) 51 Page - Freescale Semiconductor, Inc |
|
51 / 109 page ![]() Package pinouts and signal descriptions MPC5604B/C Microcontroller Data Sheet, Rev. 11 Freescale Semiconductor 51 • HV—High voltage external power supply for voltage regulator module. This must be provided externally through VDD_HV power pin. • BV—High voltage external power supply for internal ballast module. This must be provided externally through VDD_BV power pin. Voltage values should be aligned with VDD. • LV—Low voltage internal power supply for core, FMPLL and flash digital logic. This is generated by the internal voltage regulator but provided outside to connect stability capacitor. It is further split into four main domains to ensure noise isolation between critical LV modules within the device: — LV_COR—Low voltage supply for the core. It is also used to provide supply for FMPLL through double bonding. — LV_CFLA—Low voltage supply for code flash module. It is supplied with dedicated ballast and shorted to LV_COR through double bonding. — LV_DFLA—Low voltage supply for data flash module. It is supplied with dedicated ballast and shorted to LV_COR through double bonding. — LV_PLL—Low voltage supply for FMPLL. It is shorted to LV_COR through double bonding. Figure 10. Voltage regulator capacitance connection The internal voltage regulator requires external capacitance (CREGn) to be connected to the device in order to provide a stable low voltage digital supply to the device. Capacitances should be placed on the board as near as possible to the associated pins. Care should also be taken to limit the serial inductance of the board to less than 5 nH. Each decoupling capacitor must be placed between each of the three VDD_LV/VSS_LV supply pairs to ensure stable voltage (see Section 3.13, Recommended operating conditions). The internal voltage regulator requires a controlled slew rate of both VDD_HV and VDD_BV as described in Figure 11. DEVICE VSS_LV VDD_BV VDD_LV VSS_LV VDD_LV VDD_HV VSS_LV VDD_LV CREG2 (LV_COR/LV_CFLA) CREG3 CDEC2 DEVICE VDD_BV I VDD_LVn VREF VDD_HV Voltage Regulator VSS_HV VSS_LVn (supply/IO decoupling) (LV_COR/LV_PLL) |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |