| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ACT8600 bảng dữ liệu(PDF) 36 Page - Active-Semi, Inc |
|
|
|||||||||||||||||||||||||||||
ACT8600 bảng dữ liệu(HTML) 36 Page - Active-Semi, Inc |
|
36 / 50 page ![]() ACT8600 Rev 3, 15-Nov-12 Copyright © 2012 Active-Semi, Inc. Innovative Power TM ActivePMU TM and ActivePathTM are trademarks of Active-Semi. I 2CTM is a trademark of NXP. - 36 - www.active-semi.com I 2C Interface The ACT8600 features an I2C interface that allows advanced programming capability to enhance overall system performance. To ensure compatibility with a wide range of system processors, the I2C interface supports clock speeds of up to 400kHz (“Fast-Mode” operation) and uses standard I2C commands. I2C write-byte commands are used to program the ACT8600, and I2C read-byte commands are used to read the ACT8600’s internal registers. The ACT8600 always operates as a slave device, and is addressed using a 7-bit slave address followed by an eighth bit, which indicates whether the transaction is a read- operation or a write-operation, [1011010x]. SDA is a bi-directional data line and SCL is a clock input. The master device initiates a transaction by issuing a START condition, defined by SDA transitioning from high to low while SCL is high. Data is transferred in 8-bit packets, beginning with the MSB, and is clocked-in on the rising edge of SCL. Each packet of data is followed by an “Acknowledge” (ACK) bit, used to confirm that the data was transmitted successfully. For more information regarding the I2C 2-wire serial interface, go to the NXP website: http://www.nxp.com. Interrupt Service Routine The ACT8600 has number of interrupt trigger sources to simplify the customer interrupt service routine, the ACT8600 features a Interrupt Service Routine function as follow: Once the nIRQ asserts low, the CPU can read the 0xC1 byte to determine the source that asserts the interrupt. The CPU then reads the interrupt –related bit(s) within the source located at generated the interrupt then serve it. If there are multiple interrupts and pending, the cycle repeats until all the interrupts are served. The Global Interrupt Address is shown as Table 2. Table 2: Global Interrupt Address Housekeeping Functions Programmable System Voltage Monitor The ACT8600 features a programmable system- voltage monitor, which monitors the voltage at VSYS and compares it to a programmable threshold voltage. The VSYSMON comparator is designed to be immune to VSYS noise resulting from switching, load transients, etc. The VSYSMON comparator is disable by default; to enable it, set the SYSLEV[3:0] register to one of the value in Table 3. Note that there is a 200mV hysteresis between the rising and falling threshold for the comparator. The VSYSDAT [-] bit reflects the output of the VSYSMON comparator. The value of VSYSDAT[ ] is 1 when VVSYS < SYSLEV; value is 0 otherwise. The VSYSMON comparator can generate an interrupt when VVSYS is lower than SYSLEV[ ] voltage. The interrupt is masked by default by can be unmasked by setting nSYSLEVMSK[ ] = 1. FUNCTIONAL DESCRIPTION 0xC1 Value Interrupt Source Interrupt Address 0x00 SYSTEM 0x00 0x10 REG1 0x12 0x20 REG2 0x22 0x30 REG3 0x32 0x50 REG5 0x51 0x60 REG6 0x61 0x70 REG7 0x71 0x80 REG8 0x81 0xA0 APCH 0xA8, 0xA9 0xB0 OTG 0xB0, 0xB2 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |