WM8352 datasheet(206/336 Pages) WOLFSON

206 / 336 page

WM8352

Production Data

PD, February 2011, Rev 4.4

206

ADDRESS

BIT

LABEL

DESCRIPTION

CHG_VBATT_LT_3P9_EINT

Battery Voltage < 3.9 interrupt.

(Rising Edge triggered)

Note: This bit is cleared once read.

CHG_VBATT_LT_3P1_EINT

Battery voltage < 3.1 interrupt.

(Rising Edge triggered)

Note: This bit is cleared once read.

CHG_VBATT_LT_2P85_EIN

Battery voltage < 2.85 interrupt.

(Rising Edge triggered)

Note: This bit is cleared once read.

R33 (21h)

Interrupt Status

1 Mask

15:9

2:0

“IM_” + name of respective

bit in R25

Interrupt mask.

0 = Do not mask interrupt.

1 = Mask interrupt.

Each bit in R33 enables or masks the

corresponding bit in R25. The default

value for these bits is 0 (unmasked).

Table 152 Charger Interrupts

24.3.11 USB INTERRUPTS

The first-level USB_INT interrupt comprises one second-level interrupt for the USB limit switch. This

status bit is in Register R26 and its mask bit is in Register R34, as defined in Table 153.

ADDRESS

BIT

LABEL

DESCRIPTION

R26 (1Ah)

Interrupt

Status 2

USB_LIMIT_EINT

USB Limit Switch interrupt.

(Rising Edge triggered)

Note: This bit is cleared once read.

R34 (22h)

Interrupt

Status 2 Mask

IM_USB_LIMIT_EINT

Interrupt mask.

0 = Do not mask interrupt.

1 = Mask interrupt.

When IM_USB_LIMIT_EINT is set to 1,

then USB_LIMIT_EINT in R26 does not

trigger an USB_INT interrupt when set.

The default value is 0 (unmasked).

Table 153 USB Interrupt

WM8352 bảng dữ liệu(PDF) 206 Page - Wolfson Microelectronics plc

WM8352 bảng dữ liệu(HTML) 206 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL