công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

WM8352 bảng dữ liệu(PDF) 50 Page - Wolfson Microelectronics plc

tên linh kiện WM8352
Giải thích chi tiết về linh kiện  Wolfson AudioPlus™ Stereo CODEC with Power Management
PDF  336 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  WOLFSON [Wolfson Microelectronics plc]
Trang chủ  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8352 bảng dữ liệu(HTML) 50 Page - Wolfson Microelectronics plc

Back Button WM8352 Datasheet HTML 46Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 47Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 48Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 49Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 50Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 51Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 52Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 53Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 54Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 336 page
background image
WM8352
Production Data
w
PD, February 2011, Rev 4.4
50
12.3.2
ADC / DAC SAMPLE RATES
The ADC and DAC sample rates are independently selectable, relative to SYSCLK, by setting the
register fields ADC_CLKDIV and DAC_CLKDIV. These fields must be set according to the SYSCLK
frequency, and according to the selected mode of operation (Normal or USB). The applicable fields
are described in Table 9.
Selection of USB mode enables a 12MHz USB clock to be used to generate the required internal
clock signals. Table 10 describes the available sample rates using four different common MCLK
frequencies. The AIF_LRCLKRATE field must be set as described in Table 9.
In Normal mode, the programmable division set by ADC_CLKDIV must ensure that ADC_SYSCLK is
256 * ADC Sampling Frequency. DAC_CLKDIV must ensure that DAC_SYSCLK is 256 * DAC
Sampling Frequency.
In USB mode, ADC_CLKDIV must ensure that ADC_SYSCLK is 272 * ADC Sampling Frequency.
DAC_CLKDIV must ensure that DAC_SYSCLK is 272 * DAC Sampling Frequency.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R48 (30h)
DAC
Control
12
AIF_LRCLKRATE
0
Mode Select
1 = USB mode (272 * Fs)
0 = Normal mode (256 * Fs)
R68 (44h)
ADC Clock
Control
2:0
ADC_CLKDIV [2:0]
000
ADC Sample rate divider
000 = SYSCLK / 1.0
001 = SYSCLK / 1.5
010 = SYSCLK / 2
011 = SYSCLK / 3
100 = SYSCLK / 4
101 = SYSCLK / 5.5
110 = SYSCLK / 6
111 = Reserved
R54 (36h)
DAC Clock
Control
2:0
DAC_CLKDIV [2:0]
000
DAC Sample rate divider
000 = SYSCLK / 1.0
001 = SYSCLK / 1.5
010 = SYSCLK / 2
011 = SYSCLK / 3
100 = SYSCLK / 4
101 = SYSCLK / 5.5
110 = SYSCLK / 6
111 = Reserved
Table 9 ADC / DAC Sample Rate Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com