WM9093ECSSLASHR datasheet(22/84 Pages) WOLFSON

22 / 84 page

WM9093

Production Data

PD, March 2012, Rev 4.2

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R1 (01h)

Power

Management

(1)

SPKOUTL_ENA

Speaker Output Enable

0 = Disabled

1 = Enabled

HPOUT1L_ENA

Headphone Output (HPL) input

stage enable

0 = Disabled

1 = Enabled

HPOUT1R_ENA

Headphone Output (HPR) input

stage enable

0 = Disabled

1 = Enabled

R3 (03h)

Power

Management

(3)

SPKLVOL_ENA

Speaker PGA Enable

0 = Disabled

1 = Enabled

MIXOUTL_ENA

MIXOUTL Headphone Mixer Enable

0 = Disabled

1 = Enabled

MIXOUTR_ENA

MIXOUTR Headphone Mixer

Enable

0 = Disabled

1 = Enabled

SPKMIX_ENA

SPKMIX Speaker Mixer Enable

0 = Disabled

1 = Enabled

Table 4 Output Signal Paths Enable

SPEAKER MIXER CONTROL

The signal path configuration registers for the Speaker Mixer are described in Table 5. Each of the

input PGAs IN1A, IN1B, IN2A and IN2B is independently selectable as an input to the Speaker Mixer.

Care should be taken when enabling more than one path to a Speaker Mixer in order to avoid

clipping. The gain of each input path is adjustable using a selectable volume control in each path to

facilitate this.

The Speaker Mixer output can be muted or enabled using the SPKMIX_MUTE register bit. The

Speaker Mixer volume is also controlled by the Speaker Output PGA, as defined in Table 6.

WM9093ECS/R bảng dữ liệu(PDF) 22 Page - Wolfson Microelectronics plc

WM9093ECS/R bảng dữ liệu(HTML) 22 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

bảng dữ liệu tải về

Link URL