công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

WM8980CGEFL/V bảng dữ liệu(PDF) 19 Page - Wolfson Microelectronics plc

tên linh kiện WM8980CGEFL/V
Giải thích chi tiết về linh kiện  Stereo CODEC with Speaker Driver and Video Buffer
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  WOLFSON [Wolfson Microelectronics plc]
Trang chủ  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8980CGEFL/V bảng dữ liệu(HTML) 19 Page - Wolfson Microelectronics plc

Back Button WM8980CGEFL/V Datasheet HTML 15Page - Wolfson Microelectronics plc WM8980CGEFL/V Datasheet HTML 16Page - Wolfson Microelectronics plc WM8980CGEFL/V Datasheet HTML 17Page - Wolfson Microelectronics plc WM8980CGEFL/V Datasheet HTML 18Page - Wolfson Microelectronics plc WM8980CGEFL/V Datasheet HTML 19Page - Wolfson Microelectronics plc WM8980CGEFL/V Datasheet HTML 20Page - Wolfson Microelectronics plc WM8980CGEFL/V Datasheet HTML 21Page - Wolfson Microelectronics plc WM8980CGEFL/V Datasheet HTML 22Page - Wolfson Microelectronics plc WM8980CGEFL/V Datasheet HTML 23Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 123 page
background image
Pre-Production
WM8980
w
PP, Rev 3.8, May 2012
19
INTERNAL POWER ON RESET CIRCUIT
Figure 6 Internal Power on Reset Circuit Schematic
The WM8980 includes an internal Power-On-Reset Circuit, as shown in Figure 6, which is used reset
the digital logic into a default state after power up. The POR circuit is powered from AVDD and
monitors DVDD. It asserts PORB low if AVDD or DVDD is below a minimum threshold.
Figure 7 Typical Power up Sequence where AVDD is Powered before DVDD
Figure 7 shows a typical power-up sequence where AVDD comes up first. When AVDD goes above
the minimum threshold, Vpora, there is enough voltage for the circuit to guarantee PORB is asserted
low and the chip is held in reset. In this condition, all writes to the control interface are ignored. Now
AVDD is at full supply level. Next DVDD rises to Vpord_on and PORB is released high and all registers
are in their default state and writes to the control interface may take place.
On power down, where AVDD falls first, PORB is asserted low whenever AVDD drops below the
minimum threshold Vpora_off.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com