 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
TNETX3100PGC bảng dữ liệu(PDF) 67 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TNETX3100PGC bảng dữ liệu(HTML) 67 Page - Texas Instruments |
|
|
67 / 80 page  TNETX3100 ThunderSWITCH™ 10-PORT 10-/100-MBIT/S ETHERNET™ SWITCH SPWS031D – JUNE 1997 – REVISED OCTOBER 1997 67 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 timing requirements (see Figure 18) DRAM burst read cycle (TNETX3100 frame buffer read) NO. MIN NOM MAX UNIT 1 tc(OSCIN) Cycle time, OSCIN clock 20 ns 2 tw(OSCINH) Pulse duration, OSCIN high 8 ns 3 tw(OSCINL) Pulse duration, OSCIN low 8 ns Frequency drift, OSCIN clock ±50 ppm operating characteristics over recommended operating conditions (see Figure 18) DRAM burst read cycle (TNETX3100 frame buffer read) (with DREF clock) NO PARAMETER TNETX3150A UNIT NO. PARAMETER MIN TYP MAX UNIT 4 tc(DREF) Cycle time, DREF clock 20 ns 5 td(DD)1 Delay time, from DREF ↑ to DD35–DD0 valid 25 ns 6 td(DD)2 Delay time, from DREF ↑ to DD35–DD0 invalid 0 ns 7 td(DA)† Delay time, from DREF ↑ to DA7–DA0 valid/invalid 0 ns 7 td(DX)† Delay time, from DREF ↑ to DX2–DX0 valid/invalid 0 ns 8 td(DRAS)† Delay time, from DREF ↑ to DRAS transition 0 ns 9 td(DWE)† Delay time, from DREF ↑ to DWE transition 0 ns 10 td(DCAS)† Delay time, from DREF ↑ to DCAS transition 0 ns 11 td(DOE)† Delay time, from DREF ↑ to DOE transition 0 ns † All DRAM terminals are specified to have less than a 7-ns variance at any temperature and voltage. operating characteristics over recommended operating conditions (see Figure 18) DRAM burst read cycle (TNETX3100 frame buffer read) (with OSCIN clock) NO PARAMETER TNETX3150A UNIT NO. PARAMETER MIN MAX UNIT 12 td(DA) Delay time, from OSCIN ↑ to DA7–DA0 valid/invalid 3 18 ns 12 td(DX) Delay time, from OSCIN ↑ to DX2–DX0 valid/invalid 3 18 ns 13 td(DRAS) Delay time, from OSCIN ↑ to DRAS transition 3 16 ns 14 td(DWE) Delay time, from OSCIN ↑ to DWE transition 3 16 ns 15 td(DCAS) Delay time, from OSCIN ↑ to DCAS transition 3 15 ns 16 td(DOE) Delay time, from OSCIN ↑ to DOE transition 3 18 ns |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
