công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MMA8653FC bảng dữ liệu(PDF) 40 Page - Freescale Semiconductor, Inc

tên linh kiện MMA8653FC
Giải thích chi tiết về linh kiện  Xtrinsic MMA8653FC 3-Axis, 10-bit Digital Accelerometer
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MMA8653FC bảng dữ liệu(HTML) 40 Page - Freescale Semiconductor, Inc

Back Button MMA8653FC Datasheet HTML 36Page - Freescale Semiconductor, Inc MMA8653FC Datasheet HTML 37Page - Freescale Semiconductor, Inc MMA8653FC Datasheet HTML 38Page - Freescale Semiconductor, Inc MMA8653FC Datasheet HTML 39Page - Freescale Semiconductor, Inc MMA8653FC Datasheet HTML 40Page - Freescale Semiconductor, Inc MMA8653FC Datasheet HTML 41Page - Freescale Semiconductor, Inc MMA8653FC Datasheet HTML 42Page - Freescale Semiconductor, Inc MMA8653FC Datasheet HTML 43Page - Freescale Semiconductor, Inc MMA8653FC Datasheet HTML 44Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 56 page
background image
MMA8653FC
Sensors
40
Freescale Semiconductor, Inc.
6.8
Control registers
NOTE
Except for STANDBY mode selection, the device must be in STANDBY mode to change any
of the fields within CTRL_REG1 (0x2A).
6.8.1
0x2A: CTRL_REG1, System Control 1 Register
This register configures the Auto-WAKE sample frequency, data rate selection, and enables the fast read mode and STANDBY/
ACTIVE selection.
Figure 38. 0x2A: CTRL_REG1, System Control 1 Register (Read/Write)
DR[2:0] bits select the Output Data Rate (ODR) for acceleration samples in WAKE mode. The default value is 000 for a data
rate of 800 Hz.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
ASLP_RATE1
ASLP_RATE0
DR2
DR1
DR0
0
F_READ
ACTIVE
Table 32. CTRL_REG1 register
Field
Description
ASLP_RATE[1:0]
Configures the Auto-WAKE sample frequency when the device is in SLEEP Mode. Default value: 00.
See Table 33, “SLEEP Mode Rates".
DR[2:0]
Data rate selection. Default value: 000.
See Table 34, “System Output Data Rate Selection ".
F_READ
Fast Read mode: Data format limited to single Byte Default value: 0.
0: Normal mode
1: Fast Read mode
ACTIVE
STANDBY/ACTIVE selection. Default value: 00.
0: STANDBY mode
1: ACTIVE mode
Table 33. SLEEP Mode Rates
ASLP_RATE1
ASLP_RATE0
Frequency
(Hz)
Notes
00
50
When the device is in Auto-SLEEP mode, the system ODR and
the data rate for all the system functional blocks are overridden
by the data rate set by the ASLP_RATE field.
0
1
12.5
1
0
6.25
1
1
1.56
Table 34. System Output Data Rate Selection
DR2
DR1
DR0
ODR
Period
Notes
0
0
0
800 Hz
1.25 ms
default (STANDBY mode)
0
0
1
400 Hz
2.5 ms
01
0
200 Hz
5 ms
0
1
1
100 Hz
10 ms
1
0
0
50 Hz
20 ms
1
0
1
12.5 Hz
80 ms
1
1
0
6.25 Hz
160 ms
1
1
1
1.56 Hz
640 ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com