| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ADE7816ACPZ bảng dữ liệu(PDF) 3 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADE7816ACPZ bảng dữ liệu(HTML) 3 Page - Analog Devices |
|
3 / 48 page ![]() Data Sheet ADE7816 Rev. 0 | Page 3 of 48 SPECIFICATIONS VDD = 3.3 V ± 10%, AGND = DGND = 0 V, on-chip reference, CLKIN = 16.384 MHz, TMIN to TMAX = −40°C to +85°C. Table 1. Parameter 1, 2 Min Typ Max Unit Test Conditions/Comments ACCURACY Active Energy Measurement Active Energy Measurement Error (per Channel) 0.1 % Over a dynamic range of 1000 to 1, PGA = 1, 2, 4; integrator off 0.2 % Over a dynamic range of 3000 to 1, PGA = 1, 2, 4; integrator off 0.1 % Over a dynamic range of 500 to 1, PGA = 8,16; integrator on Phase Error Between Channels Line frequency = 45 Hz to 65 Hz, HPF on Power Factor (PF) = 0.8 Capacitive ±0.05 Degrees Phase lead = 37° PF = 0.5 Inductive ±0.05 Degrees Phase lag = 60° AC Power Supply Rejection VDD = 3.3 V + 120 mV rms/120 Hz, IxP = VP = ±100 mV rms Energy Register Variation 0.01 % DC Power Supply Rejection VDD = 3.3 V ± 330 mV dc Energy Register Variation 0.01 % Total Active Energy Measurement Bandwidth 2 kHz REACTIVE ENERGY MEASUREMENT Reactive Energy Measurement Error (per Channel) 0.1 % Over a dynamic range of 1000 to 1, PGA = 1, 2, 4; integrator off 0.2 % Over a dynamic range of 3000 to 1, PGA = 1, 2, 4; integrator off 0.1 % Over a dynamic range of 500 to 1, PGA = 8,16; integrator on Phase Error Between Channels Line frequency = 45 Hz to 65 Hz, HPF on PF = 0.8 Capacitive ±0.05 Degrees Phase lead = 37° PF = 0.5 Inductive ±0.05 Degrees Phase lag = 60° AC Power Supply Rejection VDD = 3.3 V + 120 mV rms/120 Hz, IxP = VP = ±100 mV rms Energy Register Variation 0.01 % DC Power Supply Rejection VDD = 3.3 V ± 330 mV dc Energy Register Variation 0.01 % Total Reactive Energy Measurement Bandwidth 2 kHz RMS MEASUREMENTS IRMS and VRMS Measurement Bandwidth 2 kHz IRMS and VRMS Measurement Error 0.1 % Over a dynamic range of 500 to 1; one second of averaging (100 samples) ANALOG INPUTS Maximum Signal Levels ±500 mV peak Single-ended inputs between the following pins: IAP and IAN, IBP and IBN, ICP and ICN, IDP and IN, IEP and IN, IFP and IN. Input Impedance (DC) IAP, IAN, IBP, IBN, ICP, ICN, IDP, IEP, and IFP Pins 400 kΩ IN Pin 130 kΩ ADC Offset Error ±2 mV PGA = 1, uncalibrated error, see the Terminology section Gain Error ±4 % External 1.2 V reference |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |