CC1021 datasheet(73/94 Pages) TI

73 / 94 page

CC1021

SWRS045C

Page 73 of 87

VGA1 Register (11h)

NAME

Default

value

Active

Description

VGA1[7:6]

CS_SET[1:0]

Sets the number of consecutive samples at or above carrier

sense level before carrier sense is indicated (e.g. on LOCK

pin)

0: Set carrier sense after first sample at or above carrier sense

level

1: Set carrier sense after second sample at or above carrier

sense level

2: Set carrier sense after third sample at or above carrier

sense level

3: Set carrier sense after fourth sample at or above carrier

sense level

Increasing CS_SET reduces the number of “false” carrier

sense events due to noise at the expense of increased carrier

sense response time.

VGA1[5]

CS_RESET

Sets the number of consecutive samples below carrier sense

level before carrier sense indication (e.g. on lock pin) is reset

0: Carrier sense is reset after first sample below carrier sense

level

1: Carrier sense is reset after second sample below carrier

sense level

Recommended setting: CS_RESET=1 in order to reduce the

chance of losing carrier sense due to noise.

VGA1[4:2]

VGA_WAIT[2:0]

Controls how long AGC, bit synchronization, AFC and RSSI

levels are frozen after VGA gain is changed when frequency is

changed between A and B or PLL has been out of lock or after

RX power-up

0: Freeze operation for 16 filter clocks, 8/(filter BW) seconds

1: Freeze operation for 20 filter clocks, 10/(filter BW) seconds

2: Freeze operation for 24 filter clocks, 12/(filter BW) seconds

3: Freeze operation for 28 filter clocks, 14/(filter BW) seconds

4: Freeze operation for 32 filter clocks, 16/(filter BW) seconds

5: Freeze operation for 40 filter clocks, 20/(filter BW) seconds

6: Freeze operation for 48 filter clocks, 24/(filter BW) seconds

7: Freeze present levels unconditionally

VGA1[1:0]

VGA_FREEZE[1:0]

Controls the additional time AGC, bit synchronization, AFC

and RSSI levels are frozen when frequency is changed

between A and B or PLL has been out of lock or after RX

power-up

0: Freeze levels for approx. 16 ADC_CLK periods (13 µs)

1: Freeze levels for approx. 32 ADC_CLK periods (26 µs)

2: Freeze levels for approx. 64 ADC_CLK periods (52 µs)

3: Freeze levels for approx. 128 ADC_CLK periods (104 µs)

CC1021 bảng dữ liệu(PDF) 73 Page - Texas Instruments

CC1021 bảng dữ liệu(HTML) 73 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

bảng dữ liệu tải về

Link URL