TMS570LS3137 datasheet(150/159 Pages) TI

150 / 159 page

TMS570LS3137

SPNS162.

– SEPTEMBER 2011

www.ti.com

Table 5-26. SPI Slave Mode External Timing Parameters (CLOCK PHASE = 1, SPICLK = input, SPISIMO =

input, and SPISOMI = output)(1)(2)(3)(4)

NO.

Parameter

MIN

MAX

Unit

tc(SPC)S

Cycle time, SPICLK(5)

256tc(VCLK)

2(6)

tw(SPCH)S

Pulse duration, SPICLK high (clock polarity = 0)

tw(SPCL)S

Pulse duration, SPICLK low (clock polarity = 1)

3(6)

tw(SPCL)S

Pulse duration, SPICLK low (clock polarity = 0)

tw(SPCH)S

Pulse duration, SPICLK high (clock polarity = 1)

4(6)

td(SOMI-SPCL)S

Dealy time, SPISOMI data valid after SPICLK low

trf(SOMI) + 18

(clock polarity = 0)

td(SOMI-SPCH)S

Delay time, SPISOMI data valid after SPICLK high

trf(SOMI) + 18

(clock polarity = 1)

5(6)

th(SPCL-SOMI)S

Hold time, SPISOMI data valid after SPICLK high

(clock polarity =0)

th(SPCH-SOMI)S

Hold time, SPISOMI data valid after SPICLK low (clock

polarity =1)

6(6)

tsu(SIMO-SPCH)S

Setup time, SPISIMO before SPICLK high (clock

polarity = 0)

tsu(SIMO-SPCL)S

Setup time, SPISIMO before SPICLK low (clock polarity

= 1)

7(6)

tv(SPCH-SIMO)S

High time, SPISIMO data valid after SPICLK high

(clock polarity = 0)

tv(SPCL-SIMO)S

High time, SPISIMO data valid after SPICLK low (clock

polarity = 1)

td(SPCH-SENAH)S Delay time, SPIENAn high after last SPICLK high

1.5tc(VCLK)

2.5tc(VCLK)+tr(ENAn)

(clock polarity = 0)

td(SPCL-SENAH)S Delay time, SPIENAn high after last SPICLK low (clock

1.5tc(VCLK)

2.5tc(VCLK)+tr(ENAn)

polarity = 1)

td(SCSL-SENAL)S

Delay time, SPIENAn low after SPICSn low (if new data

tf(ENAn)

tc(VCLK)+tf(ENAn)+14

has been written to the SPI buffer)

td(SCSL-SOMI)S

Delay time, SOMI valid after SPICSn low (if new data

tc(VCLK)

2tc(VCLK)+trf(SOMI)+8

has been written to the SPI buffer)

(1)

The MASTER bit (SPIGCR1.0) is set and the CLOCK PHASE bit (SPIFMTx.16) is set.

(2)

If the SPI is in slave mode, the following must be true: tc(SPC)S

≤ (PS + 1) tc(VCLK), where PS = prescale value set in SPIFMTx.[15:8].

(3)

For rise and fall timings, see the

"switching characteristics for output timings versus load capacitance" table.

(4)

tc(VCLK) = interface clock cycle time = 1 /f(VCLK)

(5)

When the SPI is in Slave mode, the following must be true:

For PS values from 1 to 255: tc(SPC)S ≥ (PS +1)tc(VCLK) ≥ 40ns, where PS is the prescale value set in the SPIFMTx.[15:8] register bits.

For PS values of 0: tc(SPC)S = 2tc(VCLK) ≥ 40ns.

(6)

The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).

150

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

focus.ti.com: TMS570LS3137

TMS570LS3137 bảng dữ liệu(PDF) 150 Page - Texas Instruments

TMS570LS3137 bảng dữ liệu(HTML) 150 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL