TMS320LC2401AVFS datasheet(43/88 Pages) TI

43 / 88 page

TMS320LF2401A, TMS320LC2401A

DSP CONTROLLERS

SPRS161K − MARCH 2001 − REVISED JULY 2007

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251−1443

serial communications interface (SCI) module

The 2401A device includes a serial communications interface (SCI) module. The SCI module supports digital

communications between the CPU and other asynchronous peripherals that use the standard

non-return-to-zero (NRZ) format. The SCI receiver and transmitter are double-buffered, and each has its own

separate enable and interrupt bits. Both can be operated independently or simultaneously in the full-duplex

mode. To ensure data integrity, the SCI checks received data for break detection, parity, overrun, and framing

errors. The bit rate is programmable to over 65 000 different speeds through a 16-bit baud-select register.

Features of the SCI module include:

D Two external pins:

−

SCITXD: SCI transmit-output pin

−

SCIRXD: SCI receive-input pin

NOTE:

Both pins can be used as GPIO if not used for SCI.

D Baud rate programmable to 64K different rates

−

Up to 2500 Kbps at 40-MHz CPUCLK†

D Data-word format

−

One start bit

−

Data-word length programmable from one to eight bits

−

Optional even/odd/no parity bit

−

One or two stop bits

D Four error-detection flags: parity, overrun, framing, and break detection

D Two wake-up multiprocessor modes: idle-line and address bit

D Half- or full-duplex operation

D Double-buffered receive and transmit functions

D Transmitter and receiver operations can be accomplished through interrupt-driven or polled algorithms with

status flags.

−

Transmitter: TXRDY flag (transmitter-buffer register is ready to receive another character) and

TX EMPTY flag (transmitter-shift register is empty)

−

Receiver: RXRDY flag (receiver-buffer register is ready to receive another character), BRKDT flag

(break condition occurred), and RX ERROR flag (monitoring four interrupt conditions)

D Separate enable bits for transmitter and receiver interrupts (except BRKDT)

D NRZ (non-return-to-zero) format

D Ten SCI module control registers located in the control register frame beginning at address 7050h

NOTE: All registers in this module are 8-bit registers that are connected to the 16-bit peripheral bus. When a register is accessed, the

register data is in the lower byte (7 − 0), and the upper byte (15 − 8) is read as zeros. Writing to the upper byte has no effect.

Figure 16 shows the SCI module block diagram.

† SCI speed will be limited by the I/O buffer speed and external transceiver performance.

TMS320LC2401AVFS bảng dữ liệu(PDF) 43 Page - Texas Instruments

TMS320LC2401AVFS bảng dữ liệu(HTML) 43 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

bảng dữ liệu tải về

Link URL