TMS320F2812 datasheet(27/170 Pages) TI

27 / 170 page

INT[12:1]

CLKIN

Real-Time JTAG

Peripheral Bus

C28x CPU

INT14

NMI

INT13

Memory Bus

Flash

128K x 16 (F2812)

128K x 16 (F2811)

64K x 16 (F2810)

eCAN

SCIA/SCIB

12-Bit ADC

External Interrupt

Control

(XINT1/2/13, XNMI)

EVA/EVB

Memory Bus

OTP

1K x 16

(C)

McBSP

System Control

(Oscillator and PLL

Peripheral Clocking

Low-Power Modes

Watchdog)

FIFO

PIE

(96 Interrupts)

(A)

SPI

FIFO

TINT0

TINT1

TINT2

CPU-Timer 0

CPU-Timer 1

CPU-Timer 2

16 Channels

GPIO Pins

XRS

X1/XCLKIN

XF_XPLLDIS

Protected by the code-security module.

XINT13

XNMI

ROM

128K x 16 (C2812)

128K x 16 (C2811)

64K x 16 (C2810)

Control

Address (19)

Data (16)

External

Interface

(XINTF)

(B)

L0 SARAM

4K x 16

L1 SARAM

4K x 16

M1 SARAM

1K x 16

M0 SARAM

1K x 16

H0 SARAM

8K x 16

Boot ROM

4K x 16

TMS320F2810, TMS320F2811, TMS320F2812

TMS320C2810, TMS320C2811, TMS320C2812

www.ti.com

SPRS174S – APRIL 2001 – REVISED MARCH 2011

Functional Overview

45 of the possible 96 interrupts are used on the devices.

XINTF is available on the F2812 and C2812 devices only.

On C281x devices, the OTP is replaced with a 1K x 16 block of ROM.

Figure 3-1. Functional Block Diagram

Functional Overview

Submit Documentation Feedback

Product Folder Link(s): TMS320F2810 TMS320F2811 TMS320F2812 TMS320C2810 TMS320C2811 TMS320C2812

TMS320F2812 bảng dữ liệu(PDF) 27 Page - Texas Instruments

TMS320F2812 bảng dữ liệu(HTML) 27 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL