PCF8531U2DA datasheet(31/51 Pages) NXP

31 / 51 page

PCF8531

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 16 May 2011

31 of 51

NXP Semiconductors

PCF8531

34 x 128 pixel matrix driver

10.3 Command decoder

The command decoder identifies command words that arrive on the I2C-bus. The most

significant bit of a control byte is the continuation bit Co. If this bit is logic 1, it indicates

that only one data byte (either command or RAM data) will follow. If this bit is logic 0, it

indicates that a series of data bytes (either command or RAM data) may follow. The DB6

bit of a control byte is the RAM data/command bit RS. When this bit is logic 1, it indicates

that another RAM data byte will be transferred next. If the bit is logic 0, it indicates that

another command byte will be transferred next.

• Pairs of bytes; information in the second byte, the first byte determines whether

information is display or instruction data

• Stream of information bytes after Co = 0; display or instruction data, depending on last

RS.

Fig 18. Slave address and control byte

mgs474

011110

SA0

slave address

R/W

XXXXXX

control byte

Fig 19. Master transmits to slave receiver; write mode

mgs475

S 0 11110

acknowledge

from PCF8531

acknowledge

from PCF8531

acknowledge

from PCF8531

acknowledge

from PCF8531

acknowledge

from PCF8531

control byte

data byte

≥ 0 bytes

1 byte

slave address

MSB . . . . . . . . . . . LSB

≥ 0 bytes

A P

R/W

control byte

PCF8531U2DA bảng dữ liệu(PDF) 31 Page - NXP Semiconductors

PCF8531U2DA bảng dữ liệu(HTML) 31 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

bảng dữ liệu tải về

Link URL