AS5050 datasheet(15/22 Pages) AMSCO

15 / 22 page

www.austriamicrosystems.com

Revision 1.12

15 - 22

AS5050

Datasheet - Application In form atio n

Figure 11. SPI Command / Response Data Flow

8.1.2 SPI Timing

Figure 12. SPI Timing Diagram

Table 15. SPI Timing Characteristics

Parameter

Description

Min

Max

Unit

Time between SS/ falling edge and SCK rising edge

350

tSCK

Serial clock period

100

tSCKL

Low period of serial clock

tSCKH

High period of serial clock

Time between last falling edge of SCK and rising edge of SS/

tSCK / 2

tXSSH

High time of SS/ between two transmissions

1. No synchronization needed because the internal clock is inactive

tXSSH

High time of SS/ between two transmissions

350

2. Synchronization with the internal clock

→ 2 * tCLK_SYS + 10 ns (e.g. at 8 MHz → 253 ns)

tMOSI

Data input valid to clock edge

tMISO

SCK edge to data output valid

Command 1

Command 2

Command N - 1

Command N

MOSI

MSBLSB

0x00

Response 1

Response 2

Response N - 1

MISO

MSBLSB

TCOM

Transmission 1

Transmission 2

Transmission N - 1

Transmission N

SS /

( Input )

SCK

( Input )

MOSI

( Input )

MISO

( Output )

tsck

t MOSI

t MISO

tOZ

t XSSH

t sckL

t sckH

data[ 15]

data[ 14]

data[0]

AS5050 bảng dữ liệu(PDF) 15 Page - ams AG

AS5050 bảng dữ liệu(HTML) 15 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

bảng dữ liệu tải về

Link URL