ST10F272Z2Q3 datasheet(100/189 Pages) STMICROELECTRONICS

100 / 189 page

System reset

ST10F272Z2

100/189

To ensure correct power-up reset with controlled supply current consumption, specially if

clock signal requires a long period of time to stabilize, an asynchronous hardware reset is

required during power-up. For this reason, it is recommended to connect the external R0-C0

circuit shown in Figure 30 to the RPD pin. On power-up, the logical low level on RPD pin

forces an asynchronous hardware reset when RSTIN is asserted low. The external pull-up

R0 will then charge the capacitor C0. Note that an internal pull-down device on RPD pin is

turned on when RSTIN pin is low, and causes the external capacitor (C0) to begin

discharging at a typical rate of 100-200

µA. With this mechanism, after power-up reset,

short low pulses applied on RSTIN produce synchronous hardware reset. If RSTIN is

asserted longer than the time needed for C0 to be discharged by the internal pull-down

device, then the device is forced in an asynchronous reset. This mechanism insures

recovery from very catastrophic failure.

Figure 30.

Minimum external reset circuitry

The minimum reset circuit of Figure 30 is not adequate when the RSTIN pin is driven from

the ST10F272Z2 itself during software or watchdog triggered resets, because of the

capacitor C1 that will keep the voltage on RSTIN pin above VIL after the end of the internal

reset sequence, and thus will trigger an asynchronous reset sequence.

Figure 31 shows an example of a reset circuit. In this example, R1-C1 external circuit is only

used to generate power-up or manual reset, and R0-C0 circuit on RPD is used for power-up

reset and to exit from Power Down mode. Diode D1 creates a wired-OR gate connection to

the reset pin and may be replaced by open-collector Schmitt trigger buffer. Diode D2

provides a faster cycle time for repetitive power-on resets.

R2 is an optional pull-up for faster recovery and correct biasing of TTL Open Collector

drivers.

RSTOUT

RPD

RSTIN

a) Hardware

VCC

b) For Power-up

(and Interruptible

Power Down

External Hardware

Reset

mode)

Reset

ST10F272

ST10F272Z2Q3 bảng dữ liệu(PDF) 100 Page - STMicroelectronics

ST10F272Z2Q3 bảng dữ liệu(HTML) 100 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL