| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
PSD813F2 bảng dữ liệu(PDF) 46 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD813F2 bảng dữ liệu(HTML) 46 Page - STMicroelectronics |
|
46 / 128 page ![]() Page register PSD8XXFX 46/128 Doc ID 7833 Rev 7 13 Page register The 8-bit Page register increases the addressing capability of the MCU by a factor of up to 256. The contents of the register can also be read by the MCU. The outputs of the Page register (PGR0-PGR7) are inputs to the DPLD decoder and can be included in the Sector Select (FS0-FS7, CSBOOT0-CSBOOT3), and SRAM Select (RS0) equations. If memory paging is not needed, or if not all 8 page register bits are needed for memory paging, then these bits may be used in the CPLD for general logic. See Application Note AN1154. Figure 11 shows the Page register. The eight flip-flops in the register are connected to the internal data bus D0-D7. The MCU can write to or read from the Page register. The Page register can be accessed at address location CSIOP + E0h. Figure 11. Page register RESET D 0-D 7 R/W D0 Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 D1 D2 D3 D4 D5 D6 D7 PAGE REGISTER PGR0 PGR1 PGR2 PGR3 DPLD AND CPLD INTERNAL SELECTS AND LOGIC PLD PGR4 PGR5 PGR6 PGR7 AI02871B |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |