AT91SAM7SE512 datasheet(6/47 Pages) ATMEL

6 / 47 page

6222ES–ATARM–15-Dec-09

AT91SAM7SE512/256/32 Preliminary

PIO

PA0 - PA31

Parallel IO Controller A

I/O

Pulled-up input at reset

PB0 - PB31

Parallel IO Controller B

I/O

Pulled-up input at reset

PC0 - PC23

Parallel IO Controller C

I/O

Pulled-up input at reset

USB Device Port

DDM

USB Device Port Data -

Analog

DDP

USB Device Port Data +

Analog

USART

SCK0 - SCK1

Serial Clock

I/O

TXD0 - TXD1

Transmit Data

I/O

RXD0 - RXD1

Receive Data

Input

RTS0 - RTS1

Request To Send

Output

CTS0 - CTS1

Clear To Send

Input

DCD1

Data Carrier Detect

Input

DTR1

Data Terminal Ready

Output

DSR1

Data Set Ready

Input

RI1

Ring Indicator

Input

Synchronous Serial Controller

Transmit Data

Output

Receive Data

Input

Transmit Clock

I/O

Receive Clock

I/O

Transmit Frame Sync

I/O

Receive Frame Sync

I/O

Timer/Counter

TCLK0 - TCLK2

External Clock Inputs

Input

TIOA0 - TIOA2

Timer Counter I/O Line A

I/O

TIOB0 - TIOB2

Timer Counter I/O Line B

I/O

PWM Controller

PWM0 - PWM3

PWM Channels

Output

Serial Peripheral Interface

MISO

Master In Slave Out

I/O

MOSI

Master Out Slave In

I/O

SPCK

SPI Serial Clock

I/O

NPCS0

SPI Peripheral Chip Select 0

I/O

Low

NPCS1-NPCS3

SPI Peripheral Chip Select 1 to 3

Output

Low

Table 3-1.

Signal Description List (Continued)

Signal Name

Function

Type

Active

Level

Comments

AT91SAM7SE512 bảng dữ liệu(PDF) 6 Page - ATMEL Corporation

AT91SAM7SE512 bảng dữ liệu(HTML) 6 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

bảng dữ liệu tải về

Link URL