PIC16F707-ESLASHML datasheet(183/284 Pages) MICROCHIP

183 / 284 page

 2010 Microchip Technology Inc.

Preliminary

DS41418A-page 183

PIC16F707/PIC16LF707

21.0 POWER-DOWN MODE (SLEEP)

The Power-down mode is entered by executing a

SLEEP instruction.

Upon entering Sleep mode, the following conditions

exist:

WDT will be cleared but keeps running, if

enabled.

PD bit of the STATUS register is cleared.

TO bit of the STATUS register is set.

CPU clock is disabled.

31 kHz LFINTOSC is unaffected and peripherals

that operate from it may continue operation in

Sleep.

Timer1/3 oscillator is unaffected and peripherals

that operate from it may continue operation in

Sleep.

ADC is unaffected, if the dedicated FRC clock is

selected.

Capacitive Sensing oscillators are unaffected.

I/O ports maintain the status they had before

SLEEP was executed (driving high, low or high-

impedance).

10. Resets other than WDT are not affected by

Sleep mode.

Refer to individual chapters for more details on

peripheral operation during Sleep.

To minimize current consumption, the following

conditions should be considered:

• I/O pins should not be floating

• External circuitry sinking current from I/O pins

• Internal circuitry sourcing current from I/O pins

• Current draw from pins with internal weak pull-ups

• Modules using 31 kHz LFINTOSC

• Modules using Timer1/3 oscillator

I/O pins that are high-impedance inputs should be

pulled to VDD or VSS externally to avoid switching cur-

rents caused by floating inputs.

Examples of internal circuitry that might be sourcing

current include modules such as the DAC and FVR

modules. See Section 11.0 “Digital-to-Analog Con-

verter (DAC) Module” and Section 10.0 “Fixed Volt-

age Reference” for more information on these

modules.

21.1

Wake-up from Sleep

The device can wake-up from Sleep through one of the

following events:

External Reset input on MCLR pin, if enabled

BOR Reset, if enabled

POR Reset

Watchdog Timer, if enabled

Any external interrupt

Interrupts by peripherals capable of running

during Sleep (see individual peripheral for more

information)

The first three events will cause a device Reset. The

last three events are considered a continuation of

program execution.

When the SLEEP instruction is being executed, the next

instruction (PC + 1) is prefetched. For the device to

wake-up through an interrupt event, the corresponding

interrupt enable bit must be enabled. Wake-up will

occur regardless of the state of the GIE bit. If the GIE

bit is disabled, the device continues execution at the

instruction after the SLEEP instruction. If the GIE bit is

enabled, the device executes the instruction after the

SLEEP instruction, the device will call the Interrupt

Service Routine. In cases where the execution of the

instruction following SLEEP is not desirable, the user

should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes up from

Sleep, regardless of the source of wake-up.

PIC16F707-E/ML bảng dữ liệu(PDF) 183 Page - Microchip Technology

PIC16F707-E/ML bảng dữ liệu(HTML) 183 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL