| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
DM9102DEP bảng dữ liệu(PDF) 43 Page - Davicom Semiconductor, Inc. |
|
|
|||||||||||||||||||||||||||||
DM9102DEP bảng dữ liệu(HTML) 43 Page - Davicom Semiconductor, Inc. |
|
43 / 70 page ![]() Final 43 Version: DM9102D-DS-F01 May 10, 2006 Bit 6: LCS: Late Collision Seen It is set to indicate a late collision found during the frame reception. Valid only when ED is set. Bit 5: FT, Frame Type or IP packet If CR15 bit 27 is set, this bit present the flag that this is IP packet; otherwise it is set to indicate the received frame is the Ethernet-type. It is reset to indicate that the received frame is the EEE802.3- type. Valid only when ED is set Bit 4: RWT, Receive Watchdog Time-Out or TCP packet If CR15 bit 27 is set, this bit present the flag that this is TCP packet; otherwise it is set to indicate the received watchdog time-out during the frame reception. CR5<9> will also be set. Valid only when ED is set. Bit 3: PLE, Physical Layer Error or UDP packet If CR15 bit 27 is set, this bit present the flag that this is UDP packet; otherwise it is set to indicate a physical layer error found during the frame reception. Bit 2: AE, Alignment Error It is set to indicate the received frame ends with a non-byte boundary. Bit 1: CE, CRC Error It is set to indicate the received frame ends with a CRC error. Valid only when ED is set. Bit 0: FOE, FIFO Overflow Error This bit is valid only when End Descriptor is set. (ED = 1). It is set to indicate a FIFO overflow error happens during the frame reception. RDES1: Descriptor Status and Buffer Size 31 30 29 28 27 26 25 24 23 22 21 ~ 11 10 ~ 0 C E Buffer Length Bit 24: Must be 1. Bit 10-0: Buffer Length Indicates the size of the buffer. RDES2: Buffer Starting Address Indicates the physical starting address of buffer. This address must be double word aligned. 31 0 Buffer Address RDES3: Next descriptor Address Indicates the physical starting address of the chained descriptor under the Chain descriptor structure. This address must be eight-word aligned. 31 0 Next descriptor Address (b). Transmit Descriptor Format Each transmit descriptor has four double word content and may be read or written by the host or by the DM9102D. The descriptor format is shown below with detailed description |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |