công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AS3524 bảng dữ liệu(PDF) 38 Page - ams AG

tên linh kiện AS3524
Giải thích chi tiết về linh kiện  Advanced Audio Processor System
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AMSCO [ams AG]
Trang chủ  http://www.ams.com
Logo AMSCO - ams AG

AS3524 bảng dữ liệu(HTML) 38 Page - ams AG

Back Button AS3524 Datasheet HTML 34Page - ams AG AS3524 Datasheet HTML 35Page - ams AG AS3524 Datasheet HTML 36Page - ams AG AS3524 Datasheet HTML 37Page - ams AG AS3524 Datasheet HTML 38Page - ams AG AS3524 Datasheet HTML 39Page - ams AG AS3524 Datasheet HTML 40Page - ams AG AS3524 Datasheet HTML 41Page - ams AG AS3524 Datasheet HTML 42Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 124 page
background image
AS3524 C21 / C22
austriamicrosystems
Data Sheet, Confidential
© 2003-2006, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved.
www.austriamicrosystems.com
Revision 1.11
38
- 124
Raw Interrupt status register, Timer1RIS, Timer2RIS
This register indicates the raw interrupt status from the counter. This value is ANDed with the timer interrupt enable bit from the control register to
create the masked interrupt, which is passed to the interrupt output pin.
Table 17 raw interrupt status register
Name
Base
Default
Timer1RIS, Timer2RIS
AS3525_TIMER_BASE
Timer raw interrupt status register
Offset: 0x10, 0x30
Contains control bits of the PLLA register.
Bit
Bit Name
Default
Access
Bit Description
0
Raw Timer Interrupt
R
Raw interrupt status from the counter
Interrupt status register, TIMERXMIS
This register indicates the masked interrupt status from the counter. This value is the logical AND of the raw interrupt status with the timer interrupt
enable bit from the control register, and is the same value which is passed to the interrupt output pin.
Table 18 interrupt status register
Name
Base
Default
Timer1MIS, Timer2MIS
AS3525_TIMER_BASE
Timer raw interrupt status register
Offset: 0x10, 0x30
Contains control bits of the PLLA register.
Bit
Bit Name
Default
Access
Bit Description
0
Raw Timer Interrupt
R
Raw interrupt status from the counter
Background load register, TimerXBGLoad
This is a 32 bit register containing the value from which the counter is to decrement. This is the value used to reload the counter when periodic
mode is enabled, and the current count reaches zero.
This register privides an alternative method of accessing the TimerXLoad register. The difference is that writes to TimerXBGLoad will not cause the
counter immediately to restart from the new value.
Reading from this register returns the same value returned from TimerXLoad.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com