HT56R656 datasheet(88/108 Pages) HOLTEK

88 / 108 page

HT56R62/HT56R65

HT56R642/HT56R644/HT56R654/HT56R656

Rev. 1.00

July 20, 2009

One of the WDT clock sources is the internal fSUB, which

can be sourced from either the 32K_INT internal oscilla-

tor or the 32768Hz oscillator. The 32K_INT internal os-

cillator has an approximate period of 31.2

ms at a supply

voltage of 5V. However, it should be noted that this

specified internal clock period can vary with VDD, tem-

perature and process variations. The 32768Hz oscillator

is supplied by an external 32768Hz crystal. The other

Watchdog Timer clock source option is the fSYS/4 clock.

Whether the Watchdog Timer clock source is its own in-

ternal 32K_INT, the 32768Hz oscillator or fSYS/4, it is di-

vided by 2

13~216, using configuration option to obtain the

required Watchdog Timer time-out period. The max time

out period is when the 2

16 option is selected. This

time-out period may vary with temperature, VDD and

process variations. As the clear instruction only resets

the last stage of the divider chain, for this reason the ac-

tual division ratio and corresponding Watchdog Timer

time-out can vary by a factor of two. The exact division

ratio depends upon the residual value in the Watchdog

Timer counter before the clear instruction is executed.

If the fSYS/4 clock is used as the Watchdog Timer clock

source, it should be noted that when the system enters

the Power Down Mode, then the instruction clock is

stopped and the Watchdog Timer will lose its protecting

purposes. For systems that operate in noisy environ-

ments, using the 32K_INT RC oscillator is strongly rec-

ommended.

Under normal program operation, a Watchdog Timer

time-out will initialise a device reset and set the status bit

TO. However, if the system is in the Power Down Mode,

when a Watchdog Timer time-out occurs, the TO bit in

the status register will be set and only the Program

Counter and Stack Pointer will be reset. Three methods

can be adopted to clear the contents of the Watchdog

Timer. The first is an external hardware reset, which

means a low level on the RES pin, the second is using

the watchdog software instructions and the third is via a

²HALT² instruction.

Clearing the Watchdog Timer

There are two methods of using software instructions to

clear the Watchdog Timer, one of which must be chosen

by configuration option. The first option is to use the sin-

gle

²CLR WDT² instruction while the second is to use the

two commands

²CLR WDT1² and ²CLR WDT2². For the

first option, a simple execution of

²CLR WDT² will clear

the WDT while for the second option, both

²CLR WDT1²

and

²CLR WDT2² must both be executed to successfully

clear the Watchdog Timer. Note that for this second op-

tion, if

²CLR WDT1² is used to clear the Watchdog Timer,

successive executions of this instruction will have no ef-

fect, only the execution of a

²CLR WDT2² instruction will

clear the Watchdog Timer. Similarly after the

²CLR

WDT2

² instruction has been executed, only a successive

²CLR WDT1² instruction can clear the Watchdog Timer.

M I S C R e g i s t e r

b 7

W D T E N 0

b 0

W D T E N 1

P A 0 ~ P A 3 O p e n D r a i n C o n t r o l

- d e s c r i b e d e l s e w h e r e

W a t c h d o g T i m e r E n a b l e C o n t r o l

O D E 0

W D T E N 3

W D T E N 2

W D T E N 3

O D E 1

O D E 2

O D E 3

W D T E N 2

W D T E N 1

W D T E N 0

d i s a b l e

e n a b l e

a l l o t h e r v a l u e s

Watchdog Timer Software Control

- MISC

HT56R656 bảng dữ liệu(PDF) 88 Page - Holtek Semiconductor Inc

HT56R656 bảng dữ liệu(HTML) 88 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL