MAXQ3183-RAN+ datasheet(41/102 Pages) MAXIM

41 / 102 page

Low-Power, Multifunction, Polyphase AFE

with Harmonics and Tamper Detect

______________________________________________________________________________________

Current Vector Sum Threshold (ISUMLVL) (0x054)

This register specifies the threshold value for the vector sum (of three phase currents or three phase currents plus

the neutral current, configurable in the AUX_CFG register) as a fraction of the full-scale current. When the vector sum

(RMS) value exceeds this threshold value in one DSP cycle, the ISUMOVF flag in the IRQ_FLAG register is set. If the

IRQ_MASK.EISUM bit is set, the interrupt pin is driven active. The host must clear the interrupt flag. Full scale is rep-

resented by 0x10000. The maximum value allowed is 0xFFFF.

Phase Status Registers

Interrupt Flags, Phase X = A/B/C (X.FLAGS) (A: 0x144, B: 0x230, C: 0x31C)

The X.FLAGS register contains condition flags that relate to the function of phase X (A/B/C) measurements. Once

set, these bits can be cleared only by the host.

Bit:

Name:

—

DCHRF

DCHAF

NOZXF

UVF

OVF

OCF

Reset:

BIT

NAME

FUNCTION

7:6

—

Reserved.

DCHRF

Reactive Energy Direction Change. Set when the direction of reactive power flow changes (from

capacitive to inductive or from inductive to capacitive). If the DCHRM bit is set, this bit sets the DCHR

flag in the IRQ_FLAG register.

DCHAF

Real Energy Direction Change. Set when the direction of real power flow changes (from toward the load

to toward the line, or from toward the line to toward the load). If the DCHAM bit is set, this bit sets the

DCHA flag in the IRQ_FLAG register.

NOZXF

No-Zero Crossing. Set when the voltage waveform in phase X fails to exhibit a zero crossing during one

DSP cycle. If the NOZXM bit is set, this bit sets the NOZX flag in the IRQ_FLAG register.

UVF

Undervoltage. Set when the RMS voltage in phase X falls below the undervoltage threshold set in

UVLVL. If the UVM bit is set, this bit sets the UV flag in the IRQ_FLAG register.

OVF

Overvoltage. Set when the RMS voltage in phase X exceeds the overvoltage threshold set in OVLVL. If

the OVM bit is set, this bit sets the OV flag in the IRQ_FLAG register.

OCF

Overcurrent. Set when the RMS current in phase X exceeds the overcurrent threshold set in OCLVL. If

the OCM bit is set, this bit sets the OC flag in the IRQ_FLAG register.

Bit:

Name:

Vector Sum Threshold High Byte

Reset:

0xFF

Bit:

Name:

Vector Sum Threshold Low Byte

Reset:

0xFF

MAXQ3183-RAN+ bảng dữ liệu(PDF) 41 Page - Maxim Integrated Products

MAXQ3183-RAN+ bảng dữ liệu(HTML) 41 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL