ATmega64A datasheet(152/392 Pages) ATMEL

152 / 392 page

152

8160C–AVR–07/09

ATmega64A

The timing diagram for the CTC mode is shown in Figure 17-5. The counter value (TCNT2)

increases until a Compare Match occurs between TCNT2 and OCR2, and then counter (TCNT2)

is cleared.

Figure 17-5. CTC Mode, Timing Diagram

An interrupt can be generated each time the counter value reaches the TOP value by using the

OCF2 flag. If the interrupt is enabled, the interrupt handler routine can be used for updating the

TOP value. However, changing the TOP to a value close to BOTTOM when the counter is run-

ning with none or a low prescaler value must be done with care since the CTC mode does not

have the double buffering feature. If the new value written to OCR2 is lower than the current

value of TCNT2, the counter will miss the Compare Match. The counter will then have to count to

its maximum value (0xFF) and wrap around starting at 0x00 before the Compare Match can

occur.

For generating a waveform output in CTC mode, the OC2 output can be set to toggle its logical

level on each Compare Match by setting the Compare Output mode bits to toggle mode

(COM21:0 = 1). The OC2 value will not be visible on the port pin unless the data direction for the

pin is set to output. The waveform generated will have a maximum frequency of f

OC2 = fclk_I/O/2

when OCR2 is set to zero (0x00). The waveform frequency is defined by the following equation:

The N variable represents the prescale factor (1, 8, 64, 256, or 1024).

As for the Normal mode of operation, the TOV2 flag is set in the same timer clock cycle that the

counter counts from MAX to 0x00.

17.7.3

Fast PWM Mode

The fast Pulse Width Modulation or fast PWM mode (WGM21:0 = 3) provides a high frequency

PWM waveform generation option. The fast PWM differs from the other PWM option by its sin-

gle-slope operation. The counter counts from BOTTOM to MAX then restarts from BOTTOM. In

non-inverting Compare Output mode, the Output Compare (OC2) is cleared on the Compare

Match between TCNT2 and OCR2, and set at BOTTOM. In inverting Compare Output mode, the

output is set on Compare Match and cleared at BOTTOM. Due to the single-slope operation, the

operating frequency of the fast PWM mode can be twice as high as the phase correct PWM

mode that use dual-slope operation. This high frequency makes the fast PWM mode well suited

TCNTn

OCn

(Toggle)

OCn Interrupt Flag Set

Period

(COMn1:0 = 1)

fOCn

clk_I/O

OCRn

()

⋅⋅

-----------------------------------------------

ATmega64A bảng dữ liệu(PDF) 152 Page - ATMEL Corporation

ATmega64A bảng dữ liệu(HTML) 152 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL