ATtiny43U datasheet(109/182 Pages) ATMEL

109 / 182 page

109

8048B–AVR–03/09

Table 14-2 shows the relationship between the USICS[1:0] and USICLK setting and clock

source used for the USI Data Register and the 4-bit counter.

• Bit 1 – USICLK: Clock Strobe

Writing a one to this bit location strobes the USI Data Register to shift one step and the counter

to increment by one, provided that the software clock strobe option has been selected by writing

USICS1:0 bits to zero. The output will change immediately when the clock strobe is executed,

i.e., during the same instruction cycle. The value shifted into the USI Data Register is sampled

the previous instruction cycle.

When an external clock source is selected (USICS1 = 1), the USICLK function is changed from

a clock strobe to a Clock Select Register. Setting the USICLK bit in this case will select the

USITC strobe bit as clock source for the 4-bit counter (see Table 14-2).

The bit will be read as zero.

• Bit 0 – USITC: Toggle Clock Port Pin

Writing a one to this bit location toggles the USCK/SCL value either from 0 to 1, or from 1 to 0.

The toggling is independent of the setting in the Data Direction Register, but if the PORT value is

to be shown on the pin the corresponding DDR pin must be set as output (to one). This feature

allows easy clock generation when implementing master devices.

When an external clock source is selected (USICS1 = 1) and the USICLK bit is set to one, writ-

ing to the USITC strobe bit will directly clock the 4-bit counter. This allows an early detection of

when the transfer is done when operating as a master device.

The bit will read as zero.

14.5.2

USISR – USI Status Register

The Status Register contains interrupt flags, line status flags and the counter value.

• Bit 7 – USISIF: Start Condition Interrupt Flag

When two-wire mode is selected, the USISIF Flag is set (to one) when a start condition has

been detected. When three-wire mode or output disable mode has been selected any edge on

the SCK pin will set the flag.

Table 14-2.

Relationship between the USICS1:0 and USICLK Setting

USICS1

USICS0

USICLK

Clock Source

4-bit Counter Clock Source

No Clock

Software clock strobe (USICLK)

Timer/Counter0 Compare Match

External, positive edge

External, both edges

External, negative edge

External, both edges

External, positive edge

Software clock strobe (USITC)

External, negative edge

Software clock strobe (USITC)

Bit

0x0E (0x2E)

USISIF

USIOIF

USIPF

USIDC

USICNT3

USICNT2

USICNT1

USICNT0

USISR

Read/Write

R/W

Initial Value

ATtiny43U bảng dữ liệu(PDF) 109 Page - ATMEL Corporation

ATtiny43U bảng dữ liệu(HTML) 109 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL