ATmega128 datasheet(78/386 Pages) ATMEL

78 / 386 page

2467S–AVR–07/09

ATmega128

Note:

1. XMM = 0 in ATmega103 compatibility mode.

Alternate Functions of

Port D

The Port D pins with alternate functions are shown in Table 36.

Note:

1. XCK1, TXD1, RXD1, SDA, and SCL not applicable in ATmega103 compatibility mode.

The alternate pin configuration is as follows:

• T2 – Port D, Bit 7

T2, Timer/Counter2 counter source.

• T1 – Port D, Bit 6

T1, Timer/Counter1 counter source.

• XCK1 – Port D, Bit 5

XCK1, USART1 External clock. The Data Direction Register (DDD4) controls whether the clock

is output (DDD4 set) or input (DDD4 cleared). The XCK1 pin is active only when the USART1

operates in Synchronous mode.

Table 35. Overriding Signals for Alternate Functions in PC3..PC0(1)

Signal

Name

PC3/A11

PC2/A10

PC1/A9

PC0/A8

PUOE

SRE • (XMM<5)

SRE • (XMM<6)

SRE • (XMM<7)

PUOV

000

DDOE

SRE • (XMM<5)

SRE • (XMM<6)

SRE • (XMM<7)

DDOV

PVOE

SRE • (XMM<5)

SRE • (XMM<6)

SRE • (XMM<7)

PVOV

A11

A10

DIEOE

000

DIEOV

000

–––

–

AIO

–––

–

Table 36. Port D Pins Alternate Functions

Port Pin

Alternate Function

PD7

T2 (Timer/Counter2 Clock Input)

PD6

T1 (Timer/Counter1 Clock Input)

PD5

XCK1(1) (USART1 External Clock Input/Output)

PD4

ICP1 (Timer/Counter1 Input Capture Pin)

PD3

INT3/TXD1(1) (External Interrupt3 Input or UART1 Transmit Pin)

PD2

INT2/RXD1(1) (External Interrupt2 Input or UART1 Receive Pin)

PD1

INT1/SDA(1) (External Interrupt1 Input or TWI Serial DAta)

PD0

INT0/SCL(1) (External Interrupt0 Input or TWI Serial CLock)

ATmega128 bảng dữ liệu(PDF) 78 Page - ATMEL Corporation

ATmega128 bảng dữ liệu(HTML) 78 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL